

ECE 2300 Digital Logic and Computer Organization


Fall 2024

Topic 1: Digital Circuits

School of Electrical and Computer Engineering
Cornell University

revision: 2024-09-03-00-33


1	Analog View of a Transistor	3
2	Digital View of a Transistor	5
2.1.	Digital Abstraction	5
2.2.	Switch-Level Model for a Transistor	6
2.3.	Transistor Networks	8
3	CMOS Inverter	13
4	Simple Digital CMOS Circuits	15
4.1.	Rules for Digital CMOS Circuits	18
5	More Complex Digital CMOS Circuits	19
5.1.	Multi-Input Digital Circuits	19
5.2.	Multi-Stage Digital Circuits	21
6	Summary of Abstractions	22



Copyright © 2024 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.


1. Analog View of a Transistor

- Transistors:** Invented by John Bardeen, Walter Brattain, and William Shockley at Bell Labs in 1947
- Integrated Circuits:** Independently developed by Jack Kilby (at TI) and Robert Noyce (at Fairchild) in the 1950s; Noyce and Gordon Moore founded Intel in 1968




- Intel Saphire Rapids (2023)**


- Number of transistors: 61 billion
- Technology node: Intel 7



Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET)




- MOS: Need three materials to make a transistor
 - _____ strong conductor of current
 - _____ insulator (does not conduct)
 - _____ conduction can be controlled
- FET: Electric field causes conduction between source and drain




- MOSFET operation
 - As gate voltage increases, current from drain to source also increases
 - At specific threshold voltage, current starts to increase very rapidly
- MOSFET analog applications
 - Various amplifiers
 - Operational amplifiers
 - Current sources and mirrors
 - Voltage-controlled oscillators
 - Voltage regulators
 - Filters

2. Digital View of a Transistor




2.1. Digital Abstraction

Analog circuits (continuous values are possible)





Digital circuits (only two specific values are possible)




2.2. Switch-Level Model for a Transistor


- Non-linear change in current make transistors act like switches
 - If $V_g = 0V$, then the switch is open
 - If $V_g = 1.8V$, then the switch is closed



- Two different kinds of MOSFETs
 - NMOS: Closed when $V_g = 1.8V$, open when $V_g = 0V$
 - PMOS: Closed when $V_g = 0V$, open when $V_g = 1.8V$



Vg	N0
0V	
1.8V	




Vg	P0
0V	
1.8V	

- NMOS and PMOS have complementary properties
 - For same input, one will be on and one will be off
 - Digital CMOS circuits combine NMOS and PMOS transistors



2.3. Transistor Networks

NMOS transistors in series




Va	Vb	N0	N1	Vout
0V	0V			
0V	1.8V			
1.8V	0V			
1.8V	1.8V			

NMOS transistors in parallel





V_a	V_b	N0	N1	V_{out}
0V	0V			
0V	1.8V			
1.8V	0V			
1.8V	1.8V			

PMOS transistors in series



V_a	V_b	P0	P1	V_{out}
0V	0V			
0V	1.8V			
1.8V	0V			
1.8V	1.8V			

PMOS transistors in parallel




V_a	V_b	P0	P1	V_{out}
0V	0V			
0V	1.8V			
1.8V	0V			
1.8V	1.8V			

Summary of transistor networks

V _a	V _b	NMOS Series V _{out}	NMOS Parallel V _{out}	PMOS Series V _{out}	NMOS Parallel V _{out}
0V	0V				
0V	1.8V				
1.8V	0V				
1.8V	1.8V				

- NMOS and PMOS have complementary properties
 - When NMOS in series are floating, PMOS in parallel are not floating
 - When NMOS in parallel are floating, PMOS in series are not floating
 - Digital CMOS circuits combine NMOS and PMOS transistors

3. CMOS Inverter



Simulation Table



- Illustrates how outputs change over time for given input signals
- Assume all signals propagate with zero delay

Va	P0	N0	Vy
0V			
1.8V			
0V			
1.8V			

Waveform

- Illustrates how outputs change over time for given input signals
- Various delay models possible (assume constant delay model of 1τ)



Transistor Schematic**Switch-Level Model**

Simulation Table


V_a	P0	N0	V_x	P1	N1	V_y
0V						
1.8V						
0V						
1.8V						

Waveform



4. Simple Digital CMOS Circuits


Transistor-Level Schematic




Switch-Level Model

Simulation Table

V _a	V _b	P0	P1	N0	N1	V _y
0V	0V	On	On	Off	Off	0V
0V	1.8V	On	Off	Off	On	1.8V
1.8V	0V	Off	On	On	Off	1.8V
1.8V	1.8V	Off	Off	On	On	1.8V

Transistor-Level Schematic**Switch-Level Model****Simulation Table**


V_a	V_b	P0	P1	N0	N1	V_y
0V	0V	On	Off	On	Off	0V
0V	1.8V	Off	On	Off	On	1.8V
1.8V	0V	On	Off	Off	On	1.8V
1.8V	1.8V	Off	On	Off	On	0V

Transistor-Level Schematic**Switch-Level Model****Simulation Table**

Va	Vb	P0	P1	N0	N1	Vy
0V	0V					
0V	1.8V					
1.8V	0V					
1.8V	1.8V					


4.1. Rules for Digital CMOS Circuits

- Use NMOS and PMOS transistors such that:
 - The number of PMOS and NMOS transistors are always
 - There should never be a direct path from Vdd to ground
 - The output should never be floating
- Circuit is divided into two parts:
 - Pull-up network exclusively uses PMOS transistors
 - Pull-down network exclusively uses NMOS transistors
- The pull-up and pull-down networks are duals of each other
 - Two transistors in series in the pull-down network will be in parallel in the pull-up network
 - Two transistors in parallel in the pull-down network will be in series in the pull-up network
 - Apply these rules hierarchically to subnets




5. More Complex Digital CMOS Circuits

5.1. Multi-Input Digital Circuits





V_a	V_b	V_c	P_0	P_1	P_2	N_0	N_1	N_2	V_y
0V	0V	0V							
0V	0V	1.8V							
0V	1.8V	0V							
0V	1.8V	1.8V							
1.8V	0V	0V							
1.8V	0V	1.8V							
1.8V	1.8V	0V							
1.8V	1.8V	1.8V							



V_a	V_b	V_c	P0	P1	P2	N0	N1	N2	V_y
0V	0V	0V							
0V	0V	1.8V							
0V	1.8V	0V							
0V	1.8V	1.8V							
1.8V	0V	0V							
1.8V	0V	1.8V							
1.8V	1.8V	0V							
1.8V	1.8V	1.8V							


5.2. Multi-Stage Digital Circuits



Va	Vb	P0	P1	N0	N1	Vx	P2	N2	Vy
0V	0V								
0V	1.8V								
1.8V	0V								
1.8V	1.8V								

6. Summary of Abstractions

Transistor Schematic



Switch-Level Model

