


ECE 2300 Digital Logic and Computer Organization Fall 2024

Topic 2: Logic Gates

School of Electrical and Computer Engineering
Cornell University

revision: 2024-09-05-09-17



1	From Voltages to Bits	3
2	From Digital Circuits to Truth Tables	4
3	From Truth Tables to Logic Gates	8
	3.1. Primitive Gate Set	11
	3.2. Gate-Level Networks	12
	3.3. Modeling Logic Gates with Verilog	16
4	Logic Gate Timing	20
5	Summary of Abstractions	24



Copyright © 2024 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.

1. From Voltages to Bits


- Abstract specific voltage levels to be logic 0 and logic 1
- Include noise margins to make our circuits more robust
- Enables ignoring specific voltage levels at higher abstraction levels
- Can now interpret wires as representing *binary digits* (bits)



Logic Family	V_{DD}	V_{IL}	V_{IH}	V_{OL}	V_{OH}
TTL	5 (4.75–5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5–6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3–3.6)	0.8	2.0	0.4	2.4
LVC MOS	3.3 (3–3.6)	0.9	1.8	0.36	2.7


2. From Digital Circuits to Truth Tables

- A *truth table* specifies the output values for specific input values, with one row for every possible combination of input values
- Let's start by deriving a truth table from a digital circuit




V_a	V_y
0V	
1.8V	


a	y
0	
1	



V_a	V_b	V_y	a	b	y
0V	0V		0	0	
0V	1.8V		0	1	
1.8V	0V		1	0	
1.8V	1.8V		1	1	




a	b	c	y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	




a	b	x	y
0	0		
0	1		
1	0		
1	1		


- Now let's derive a digital circuit from a truth table




a	b	c	y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



a	b	c	y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



a	b	c	y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0





a	b	y
0	0	0
0	1	1
1	0	1
1	1	1

3. From Truth Tables to Logic Gates






a	y
0	
1	



a	b	y
0	0	
0	1	
1	0	
1	1	

a	b	y
0	0	
0	1	
1	0	
1	1	

a	b	y
0	0	
0	1	
1	0	
1	1	





a	b	y
0	0	
0	1	
1	0	
1	1	


a	b	y
0	0	
0	1	
1	0	
1	1	

a	b	y
0	0	
0	1	
1	0	
1	1	



NOT





NAND2





NOR2



AND2



OR2



XOR



Derive the truth table for the above gate-level network. Verify it matches the truth table for an XOR gate.

a	b	x	z	w	y
0	0				
0	1				
1	0				
1	1				

XNOR



3.1. Primitive Gate Set

- AND2 must be implemented using NAND2 and NOT gate
- OR2 must be implemented using OR2 and NOT gate
- XOR2, XNOR2 gates must be implemented using other logic gates
- NAND2, NOT can be implemented using just NOR2
- NOR2, NOT can be implemented using just NAND2

- More complicated gates are also possible
 - AOI21, AOI22 gates (and-or-inverting)
 - OAI12, OAI22 gates (or-and-inverting)
 - Multiplexors, half-adders, full-adders
 - Flip-flops, latches
- We will use the following “primitive gate set” in the course
 - NOT gate
 - n-input AND, n-input NAND gates
 - n-input OR, n-input NOR gates
 - n-input XOR, n-input XNOR gates

3.2. Gate-Level Networks

Gate-Level Network



Simulation Table


a	b	c	x	y
0	0	0		
1	1	0		
1	0	0		

Truth Table


a	b	c	x	y
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Waveform

(assume zero delay model)



Gate-Level Network



Simulation Table


a	b	c	x	y
0	0	0		
0	1	1		
0	1	0		

Truth Table

a	b	c	x	y
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Waveform

(assume zero delay model)




Gate-Level Network



Truth Table

a	b	y
0	0	1
0	1	0
1	0	1
1	1	1

Gate-Level Network




Truth Table

a	b	c	y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Gate-Level Network


Truth Table




a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

3.3. Modeling Logic Gates with Verilog


- Declare wires using `wire`
- Instantiate logic gate primitives (e.g., `not`, `and`)
- List wires to connect them to inputs and outputs of logic gate
- Output is always first
- Logic gates with more than two inputs are allowed
- This is not “calling a function”; this is instantiating hardware!



```
1 wire a;
2 wire y;
3 not( y, a );
```




```
1 wire a;
2 wire b;
3 wire y;
4 and( y, a, b );
```



```
1 wire a;
2 wire b;
3 wire y;
4 nand( y, a, b );
```




```
1 wire a;
2 wire b;
3 wire y;
4 or( y, a, b );
```



```
1 wire a;
2 wire b;
3 wire y;
4 nor( y, a, b );
```




```
1 wire a;
2 wire b;
3 wire y;
4 xor( y, a, b );
```



```
1 wire a;
2 wire b;
3 wire y;
4 xnor( y, a, b );
```

Creating Gate-Level Netlists in Verilog




```

1 wire a;
2 wire b;
3 wire c;
4 wire x;
5 wire y;
6
7 and( x, a, b );
8 or ( y, x, c );

```

Defining Hardware Modules in Verilog




```

1 module AndOr
2 (
3   input wire a,
4   input wire b,
5   input wire c,
6   output wire y
7 );
8
9   wire x;
10
11  and( x, a, b );
12  or ( y, x, c );
13
14 endmodule

```

<https://www.edaplayground.com/x/KjwN>

Instantiating Hardware Modules in Verilog




```

1 module AndOrNor
2 (
3   input wire a,
4   input wire b,
5   input wire c,
6   input wire d,
7   output wire y
8 );
9
10  wire z;
11
12  AndOr and_or
13  (
14    .a (a),
15    .b (b),
16    .c (c),
17    .y (z)
18  );
19
20  or( y, z, d );
21
22 endmodule

```


4. Logic Gate Timing


- We will do most of our analysis using abstract units of time (τ)
- We will consider three simple delay models:
 - Zero-delay model (every gate updates its outputs instantly)
 - Uniform constant delay model (every gate has same delay)
 - Non-uniform constant delay model (gates can have different delays)
- More complex delay models are also possible:
 - Different inputs have different delays
 - Delay of 0 to 1 transition is different from 1 to 0 transition
 - Delay depends on what the gate is driving



- **Propagation Delay:** (t_{pd}) is maximum time from when any input changes until the output or outputs reach their final value
- **Contamination Delay:** (t_{cd}) is minimum time from when any input changes until any output changes its value


- **Critical Path:** longest path through a gate-level network (only consider propagation delays!)
- **Short Path:** shortest path through a gate-level network (only consider contamination delays!)

Gate	t_{pd}	t_{cd}
NOT	1τ	1τ
NAND2	2τ	1τ
NOR2	3τ	1τ




Draw and label the critical path and the short path on the gate-level network. What is the propagation delay of this gate-level network? What is the contamination delay of this gate-level network? Draw waveform.

Gate	t_{pd}	t_{cd}
NOT	1τ	1τ
NAND2	2τ	1τ
NOR2	3τ	1τ



Creating Gate-Level Netlists with Delays in Verilog



Gate	t_{pd}	t_{cd}
NOT	1τ	1τ
NAND2	2τ	1τ
NOR2	3τ	1τ

```


1 module NorNand
2 (
3   input wire a,
4   input wire b,
5   output wire y
6 );
7
8   wire x;
9
10  nor #(3) ( x, a, b );
11  nand #(2) ( y, x, b );
12
13 endmodule

```


<https://www.edaplayground.com/x/Hpjf>

5. Summary of Abstractions

Transistor Schematic



Switch-Level Model



Truth Tables

a	y
0	1
1	0

Logic Gates

