

ECE 2300 Digital Logic and Computer Organization


Fall 2024

Topic 9: Instruction Set Architecture

School of Electrical and Computer Engineering
Cornell University

revision: 2024-10-29-11-03


1 Computer Organization	3
1.1. Pico-Processor	6
1.2. Pico-Processor Instruction-Set Architecture	9
1.3. From Pico-Processor to Realistic ISAs	13
2 TinyRV1	15
2.1. TinyRV1 Instruction-Set Architecture	17
2.2. TinyRV1 Basic Assembly Programming	20
3 From Architecture to Microarchitecture	34
3.1. Processor Microarchitectural Design Patterns	35
3.2. Transaction Diagrams	36
3.3. Analyzing Processor Performance	37



Copyright © 2024 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.


1. Computer Organization

- A **computer** is “an **electronic** device for **processing** and **storing** data (typically in **binary form**), according to **general-purpose instructions** (also in **binary form**) stored as a **program in memory**”
- **Computer organization** involves using number systems, combinational building blocks, and sequential building blocks to implement a computer
- Is our Lab 2 calculator a computer?




- A computer is “an **electronic** device for **processing** and **storing** data (typically in **binary form**), according to **general-purpose instructions** (also in **binary form**) stored as a **program in memory**”

- Is a Lab 3 multi-note player a computer?



- A computer is “an **electronic** device for **processing** and **storing** data (typically in **binary form**), according to **general-purpose instructions** (also in **binary form**) stored as a **program in memory**”


- Is a Lab 3 music player a computer?



- A computer is “an **electronic** device for **processing** and **storing** data (typically in **binary form**), according to **general-purpose instructions** (also in **binary form**) stored as a **program in memory**”


1.1. Pico-Processor

- Let's build a pico-processor ^a
 - Calculator: processing, general-purpose instructions
 - Music Player: storing, program in memory



^a Not a micro-processor (10^{-6}), not a nano-processor (10^{-9}), but a pico-processor (10^{-12})

- An **instruction** is a binary value which tells a computer how to perform a specific operation



- A **program** is a sequence of instructions

opmux_sel	a_en	b_en	amux_sel	bmux_sel	imm	
0	1	0	0	0	1	0
0	0	1	0	0	0	1
0	1	0	1	1	0	0
1	0	1	1	1	0	0

Annotations for each row:

- "set register A to 2"
- "set register B to 3"
- "set register A to A+B"
- "set register B to A×B"

Machine Instructions

make up a


Machine Program (Program Binary)

Assembly Instructions

make up an

Assembly Program


- A **program stored in memory** is just a sequence of machine instructions (binary values) stored in a memory array



- A computer is “an **electronic** device for **processing** and **storing** data (typically in **binary form**), according to **general-purpose instructions** (also in **binary form**) stored as a **program in memory**”

The pico-processor is an (extremely simple) computer!

1.2. Pico-Processor Instruction-Set Architecture



An **instruction set architecture** is the contract between software and hardware

1. How is the data represented?
2. Where can the data be stored?
3. How can data be accessed?
4. What operations can be done on data?
5. How are instructions encoded?

WRIMM

```
wrimm rd, imm
R[rd] ← zext(imm)
PC ← PC + 1
```

0	rd	0	0	imm
---	----	---	---	-----

for register A, rd = 10
for register B, rd = 01

ADD

```
add rd
R[rd] ← R[rA] + R[rB]
PC ← PC + 1
```

0	rd	1	1	0	0	0
---	----	---	---	---	---	---



for register A, rd = 10
for register B, rd = 01

MUL

```
mul rd
R[rd] ← R[rA] × R[rB]
PC ← PC + 1
```

1	rd	1	1	0	0	0
---	----	---	---	---	---	---

for register A, rd = 10
for register B, rd = 01



Static Asm Sequence Instruction Semantics


wrimm rA, 2

wrimm rB, 3

add rA

mul rB

Worksheet illustrating processor functional-level model



Simulation Table

PC	Dynamic Asm Sequence	rA	rB
	wrimm rA, 2		
	wrimm rB, 3		
	add rA		
	mul rB		
	???		

Static Asm Sequence Instruction Semantics

wrimm rA, 2


wrimm rB, 0

add rB

mul rA

mul rA

Worksheet illustrating processor functional-level model



Simulation Table

PC	Dynamic Asm Sequence	rA	rB
	wrimm rA, 2		
	wrimm rB, 0		
	add rB		
	mul rA		
	mul rA		
	???		

1.3. From Pico-Processor to Realistic ISAs

1. How is the data represented?

- Representations for characters, integers, floating-point
- Integer formats can be signed or unsigned
- Floating-point formats can be single- or double-precision
- Byte addresses can be ordered within a word as either little- or big-endian

2. Where can the data be stored?

- Registers: general-purpose, floating-point, control
- Memory: different address spaces for heap, stack, I/O

3. How can data be accessed?

- Register: operand stored in registers
- Immediate: operand is an immediate in the instruction
- Direct: address of operand in memory is stored in instruction
- Register Indirect: address of operand in memory is stored in register
- Displacement: register indirect, addr is added to immediate
- Autoincrement/decrement: register indirect, addr is automatically adj
- PC-Relative: displacement is added to the program counter

4. What operations can be done on data?


- Integer and floating-point arithmetic instructions
- Register and memory data movement instructions
- Control transfer instructions
- System control instructions

5. How are instructions encoded?

- Opcode, addresses of operands and destination, next instruction
- Variable length vs. fixed length

2. TinyRV1

- RISC-V instruction set architecture
 - Brand new free, open instruction set architecture
 - Significant excitement around RISC-V hardware/software ecosystem
 - Helping to energize “open-source hardware”
 - Specifically designed to encourage subsetting and extension
 - Link to official ISA manual on course webpage
- TinyRV1 instruction set architecture
 - Subset we use in this course
 - Small enough for teaching
- TinyRV1 functional processor model



1. How is the data represented?

• Data is represented in binary form
• Data can be stored in memory
• Data can be passed between processes
• Data can be processed by programs

2. Where can the data be stored?

• Data can be stored in memory
• Data can be stored in registers
• Data can be stored in寄存器
• Data can be stored in memory

3. How can data be accessed?

• Data can be accessed via memory
• Data can be accessed via registers
• Data can be accessed via寄存器
• Data can be accessed via memory

4. What operations can be done on data?

• Data can be added
• Data can be subtracted
• Data can be multiplied
• Data can be divided
• Data can be compared

5. How are instructions encoded?

• Instructions are encoded in binary
• Instructions have different formats
• Instructions have different opcodes
• Instructions have different operand sizes

2.1. TinyRV1 Instruction-Set Architecture

ADD

`add rd, rs1, rs2`

$$R[rd] \leftarrow R[rs1] + R[rs2]$$

$PC \leftarrow PC + 4$

31	25 24	20 19	15 14 12 11	7 6	0
0000000	rs2	rs1	000	rd	0110011

ADDI

`addi rd, rs1, imm`

$$R[rd] \leftarrow R[rs1] + \text{sext}(imm)$$

$PC \leftarrow PC + 4$

31	20 19	15 14 12 11	7 6	0
imm	rs1	000	rd	0010011

MUL

`mul rd, rs1, rs2`

$$R[rd] \leftarrow R[rs1] \times R[rs2]$$

$PC \leftarrow PC + 4$

31	25 24	20 19	15 14 12 11	7 6	0
0000001	rs2	rs1	000	rd	0110011

LW

`lw rd, imm(rs1)`

$$R[rd] \leftarrow M[R[rs1] + \text{sext}(imm)]$$

$PC \leftarrow PC + 4$

31	20 19	15 14 12 11	7 6	0
imm	rs1	010	rd	0000011

SW

`sw rs2, imm(rs1)`

$$M[R[rs1] + \text{sext}(imm)] \leftarrow R[rs2]$$

$PC \leftarrow PC + 4$

31	25 24	20 19	15 14 12 11	7 6	0
imm	rs2	rs1	010	imm	0100011

$$\text{imm} = \{ \text{inst}[31:25], \text{inst}[11:7] \}$$

JAL

`jal rd, imm`

$$R[rd] \leftarrow PC + 4$$

$PC \leftarrow \text{sext}(imm)$

31	12 11	7 6	0
imm	rd	1101111	

$$\text{imm} = \{ \text{inst}[31], \text{inst}[19:12], \text{inst}[20], \text{inst}[30:21], 0 \}$$

JR

`jr rs1`

$PC \leftarrow R[rs1]$

31	20 19	15 14 12 11	7 6	0
000000000000	rs1	000	00000	1100111

BNE

`bne rs1, rs2, imm`

$$\text{if } (R[rs1] \neq R[rs2]) \text{ PC} \leftarrow \text{PC} + \text{sext}(imm)$$

$\text{else } PC \leftarrow PC + 4$

31	25 24	20 19	15 14 12 11	7 6	0
imm	rs2	rs1	001	imm	1100011

$$\text{imm} = \{ \text{inst}[31], \text{inst}[7], \text{inst}[30:25], \text{inst}[11:8], 0 \}$$

Base Integer Instructions: RV32I, RV64I, and RV128I						RV Privileged Instructions					
Category	Name	Fmt	RV32I Base			+RV(64,128)			Category	Name	RV mnemonic
Loads	Load Byte	I	LB	rd,rs1,imm			L{D Q}	rd,rs1,imm	CSR Access	Atomic R/W	CSRRW rd,csr,rs1
	Load Halfword	I	LH	rd,rs1,imm					CSR Access	Atomic Read & Set Bit	CSRRS rd,csr,rs1
	Load Word	I	LW	rd,rs1,imm					CSR Access	Atomic Read & Clear Bit	CSRRC rd,csr,rs1
	Load Byte Unsigned	I	LBU	rd,rs1,imm			L{W D}U	rd,rs1,imm	CSR Access	Atomic R/W Imm	CSRRWI rd,csr,imm
	Load Half Unsigned	I	LHU	rd,rs1,imm					CSR Access	Atomic Read & Set Bit Imm	CSRRSI rd,csr,imm
Stores	Store Byte	S	SB	rs1,rs2,imm			S{D Q}	rs1,rs2,imm	Change Level	Env. Call	ECALL
	Store Halfword	S	SH	rs1,rs2,imm					Environment Breakpoint	EBREAK	
	Store Word	S	SW	rs1,rs2,imm					Environment Return	ERET	
Shifts	Shift Left	R	SLL	rd,rs1,rs2			SLL{W D}	rd,rs1,rs2	Trap Redirect	to Supervisor	MRTS
	Shift Left Immediate	I	SLLI	rd,rs1,shamt			SLLI{W D}	rd,rs1,shamt	Redirect Trap to Hypervisor	MRTB	
	Shift Right	R	SRL	rd,rs1,rs2			SRL{W D}	rd,rs1,shamt	Hypervisor Trap to Supervisor	HRTS	
	Shift Right Immediate	I	SRLI	rd,rs1,shamt			SRLI{W D}	rd,rs1,shamt			
	Shift Right Arithmetic	R	SRA	rd,rs1,rs2			SRA{W D}	rd,rs1,rs2	Interrupt	Wait for Interrupt	WF1
	Shift Right Arith Imm	I	SRAI	rd,rs1,shamt			SRAI{W D}	rd,rs1,shamt	MMU	Supervisor FENCE	SFENCE.VM rs1
Arithmetic	ADD	R	ADD	rd,rs1,rs2			ADD{W D}	rd,rs1,rs2	Optional Compressed (16-bit) Instruction Extension: RVC		
	ADD Immediate	I	ADDI	rd,rs1,imm			ADDI{W D}	rd,rs1,imm	Category	Name	RVC equivalent
	Subtract	R	SUB	rd,rs1,rs2			SUB{W D}	rd,rs1,rs2	Loads	Load Word	LW rd',rs1',imm
	Load Upper Imm	U	LUI	rd,imm					Load Word SP	C.LWSP rd,imm	
	Add Upper Imm to PC	U	AUIPC	rd,imm					Load Double	C.LD rd',rs1',imm	
Logical	XOR	R	XOR	rd,rs1,rs2					Load Double SP	C.LDSP rd,imm	
	XOR Immediate	I	XORI	rd,rs1,imm					Load Quad	C.LQ rd',rs1',imm	
	OR	R	OR	rd,rs1,rs2					Load Quad SP	C.LQSP rd,imm	
	OR Immediate	I	ORI	rd,rs1,imm					Stores	Store Word	C.SW rs1',rs2',imm
	AND	R	AND	rd,rs1,rs2					Store Word SP	C.SWSW rs2,imm	
Compare	AND Immediate	I	ANDI	rd,rs1,imm					Store Double	C.SD rs1',rs2',imm	
	Set <	R	SLT	rd,rs1,rs2					Store Double SP	C.SSDP rs2,imm	
	Set < Immediate	I	SLTI	rd,rs1,imm					Store Quad	C.SQ rs1',rs2',imm	
Branches	Set < Unsigned	R	SLTU	rd,rs1,rs2					Store Quad SP	C.SQSQP rs2,imm	
	Set < Imm Unsigned	I	SLTIU	rd,rs1,imm					Arithmetic	ADD	ADD rd,rd,rs1
	Branch =	SB	BEQ	rs1,rs2,imm					ADD Word	C.ADDW rd,rs1	
Jump & Link	Branch ≠	SB	BNE	rs1,rs2,imm					ADD Immediate	C.ADDI rd,rd,imm	
	Branch <	SB	BLT	rs1,rs2,imm					ADD Word Imm	C.ADDW IMM rd,rd,imm	
	Branch ≥	SB	BGE	rs1,rs2,imm					ADD SP Imm * 16	C.ADDI16S x0,imm	
	Branch < Unsigned	SB	BBLTU	rs1,rs2,imm					ADD SP Imm * 4	C.ADDI4SPN rd',imm	
	Branch ≥ Unsigned	SB	BBLGEU	rs1,rs2,imm					Load Immediate	C.LI rd,imm	
Sync	Sync thread	I	FENCE	rd,rs1,imm					Load Upper Imm	C.LUI rd,imm	
	Sync Instr & Data	I	FENCE.I	rd,rs1,imm					Move	C.MV rd,rs1	
System	System CALL	I	SCALL	rd,rs1,imm					Sub	C.SUB rd,rd,rs1	
	System BREAK	I	SBREAK	rd,rs1,imm					Shifts	Shift Left Imm	C.SLLI rd,rd,imm
Counters	Read CYCLE	I	RDCYCLE	rd					Branches	Branch=0	BEQ rs1',x0,imm
	Read CYCLE upper Half	I	RDCYCLEH	rd					Branch=0	C.BEQZ rs1',imm	
	Read TIME	I	RDTIME	rd					C.BNEZ	BNE rs1',x0,imm	
	Read TIME upper Half	I	RDTIMEH	rd					C.BNEZ	BNE rs1',x0,imm	
	Read INSTR RETired	I	RDINSTRRET	rd					Jump	C.J imm	
Jump & Link	Read INSTR upper Half	I	RDINSTRTH	rd					Jump Register	C.JR rd,rs1	
									JAL	JAL x0,imm	
System	Env. BREAK	CI	EBREAK	rd,rs1,imm					Jump Target	JALR ra,rs1,0	
									System	Env. BREAK	EBREAK

32-bit Instruction Formats

31	30	25 24	21	20	19	15 14	12 11	8	7	6	0
R	funct7		rs2	rs1	funct3	rd		opcode			
I		imm[11:0]		rs1	funct3	rd		opcode			
S	imm[11:5]		rs2	rs1	funct3	imm[4:0]	opcode				
SB	imm[12] imm[10:5]		rs2	rs1	funct3	imm[4:1] imm[11]	opcode				
U		imm[31:12]	rs1	funct3	rd		opcode				
UJ	imm[20]	imm[10:1]	imm[11]	imm[19:12]		rd	opcode				

16-bit (RVC) Instruction Formats

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR	funct4		rd/rs1		rs2			op							
CR	funct3	imm	rd/rs1		imm			op							
CR	funct3		imm		rs2			op							
CS	funct3		imm		rs2			op							
CS	funct3		imm		rs2			op							
CIW	funct3		imm		rd'			op							
CIW	funct3		imm		rd'			op							
CL	funct3	imm	rd'		imm			op							
CL	funct3	imm	rd'		imm			op							
CS	funct3	imm	rd'		imm			op							
CS	funct3	imm	rd'		imm			op							
CB	funct3	offset	rd'		offset			op							
CB	funct3	offset	rd'		offset			op							
CJ	funct3		jump target					op							

RISC-V Integer Base (RV32I/64I/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV32I, 64 in RV64I, and 128 in RV128 (x0=0). RV64I/128I add 10 instructions for the wider formats. The RVI base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

Optional Multiply-Divide Instruction Extension: RVM							
Category	Name	Fmt	RV32M (Multiply-Divide)	+RV(64,128)			
Multiply	MULtiple	R MUL	rd,rs1,rs2	MUL{W D}	rd,rs1,rs2		
	MULTiplay upper Half	R MULH	rd,rs1,rs2				
	MULTiplay Half Sign/Ums	R MULHSU	rd,rs1,rs2				
Divide	MULTiplay upper Half Ums	R MULHU	rd,rs1,rs2				
	DIvide	R DIV	rd,rs1,rs2	DIV{W D}	rd,rs1,rs2		
	DIvide Unsigned	R DIVU	rd,rs1,rs2				
Remainder	REMAinder	R REM	rd,rs1,rs2	REM{W D}	rd,rs1,rs2		
	REMAinder Unsigned	R REMU	rd,rs1,rs2	REMU{W D}	rd,rs1,rs2		
Optional Atomic Instruction Extension: RVA							
Category	Name	Fmt	RV32A (Atomic)	+RV(64,128)			
Load	Load Reserved	R LR.W	rd,rs1	LR.{D Q}	rd,rs1		
Store	Store Conditional	R SC.W	rd,rs1,rs2	SC.{D Q}	rd,rs1,rs2		
	SWAP	R AMOSWAP.W	rd,rs1,rs2	AMOSWAP.{D Q}	rd,rs1,rs2		
Add	ADD	R AMOADD.W	rd,rs1,rs2	AMOADD.{D Q}	rd,rs1,rs2		
Logical	XOR	R AMOXOR.W	rd,rs1,rs2	AMOXOR.{D Q}	rd,rs1,rs2		
	AND	R AMOAND.W	rd,rs1,rs2	AMOAND.{D Q}	rd,rs1,rs2		
	OR	R AMOOR.W	rd,rs1,rs2	AMOOR.{D Q}	rd,rs1,rs2		
Min/Max	MINimum	R AMOMIN.W	rd,rs1,rs2	AMOMIN.{D Q}	rd,rs1,rs2		
	MAXimum	R AMOMAX.W	rd,rs1,rs2	AMOMAX.{D Q}	rd,rs1,rs2		
	MINimum Unsigned	R AMOMINU.W	rd,rs1,rs2	AMOMINU.{D Q}	rd,rs1,rs2		
	MAXimum Unsigned	R AMOMAXU.W	rd,rs1,rs2	AMOMAXU.{D Q}	rd,rs1,rs2		
Three Optional Floating-Point Instruction Extensions: RVF, RVD, & RVQ							
Category	Name	Fmt	RV32(FP1Q) (HP/SP,DP,QP,FI Pt)	+RV(64,128)			
Move	Move from Integer	R FMV.{H S}.X	rd,rs1	FMV.{D Q}.X	rd,rs1		
	Move to Integer	R FMV.X.{H S}	rd,rs1	FMV.X.{D Q}	rd,rs1		
Convert	Convert from Int	R FCVT.{H S D Q}.W	rd,rs1	FCVT.{H S D Q}.L T	rd,rs1		
	Convert from Int Unsigned	R FCVT.{B S D Q}.WU	rd,rs1	FCVT.{H S D Q}.L TU	rd,rs1		
	Convert to Int	R FCVT.W.{H S D Q}	rd,rs1	FCVT.L T.{H S D Q}	rd,rs1		
	Convert to Int Unsigned	R FCVT.WU.{H S D Q}	rd,rs1	FCVT.L TU.{H S D Q}	rd,rs1		
Load	Load	I FL(W,D,Q)	rd,rs1,imm	RISC-V Calling Convention			
Store	Store	S FS(W,D,Q)	rd,rs1,rs2,imm	Register	ABI Name	Saver	Description
Arithmetic	ADD	R FADD.{S D Q}	rd,rs1,rs2	x0	zero	---	Hard-wired zero
	SUBtract	R FSUB.{S D Q}	rd,rs1,rs2	x1	ra	Caller	Return address
Mul-Add	MULTiplay	R FMUL.{S D Q}	rd,rs1,rs2	x2	sp	Callee	Stack pointer
	DiViDe	R FDIV.{S D Q}	rd,rs1,rs2	x3	gp	---	Global pointer
Square Root	SQuare Root	R FSQRT.{S D Q}	rd,rs1	x4	tp	---	Thread pointer
	MULtify-ADD	R FMADD.{S D Q}	rd,rs1,rs2,rs3	x5-7	t0-2	Caller	Temporaries
Mul-Subtract	MULtify-SUBtract	R FMSUB.{S D Q}	rd,rs1,rs2,rs3	x8	s0/fp	Callee	Saved register/frame pointer
	Negative MULtify-SUBtract	R FNMSUB.{S D Q}	rd,rs1,rs2,rs3	x9	s1	Callee	Saved register
Sign Inject	SiGN source	R FSGNJ.{S D Q}	rd,rs1,rs2	x10-11	a0-1	Caller	Function arguments/return values
	Negative SiGN source	R FSGNJN.{S D Q}	rd,rs1,rs2	x12-17	a2-7	Caller	Function arguments
Min/Max	Xor SiGN source	R FSGNJX.{S D Q}	rd,rs1,rs2	x18-27	s2-11	Callee	Saved registers
	MINimum	R FMIN.{S D Q}	rd,rs1,rs2	x28-31	t3-t6	Caller	Temporaries
Compare	MAXimum	R FMAX.{S D Q}	rd,rs1,rs2	f0-7	ft0-7	Caller	FP temporaries
	Compare Float =	R FEQ.{S D Q}	rd,rs1,rs2	f8-9	fs0-1	Callee	FP saved registers
Categorization	Compare Float <	R FLT.{S D Q}	rd,rs1,rs2	f10-11	fa0-1	Caller	FP arguments/return values
	Compare Float ≤	R FLE.{S D Q}	rd,rs1,rs2	f12-17	fa2-7	Caller	FP arguments
Configuration	Classify Type	R FCCLASS.{S D Q}	rd,rs1	f18-27	fs2-11	Callee	FP saved registers
	Read Status	R FRCSR	rd	f28-31	ft8-11	Caller	FP temporaries
	Read Rounding Mode	R FRRM	rd				
	Read Flags	R FFLAGS	rd				
	Swap Status Reg	R FCSR	rd,rs1				
	Swap Rounding Mode	R FSRM	rd,rs1				
	Swap Flags	R FSFLAGS	rd,rs1				
	Swap Rounding Mode Imm	I FSRMI	rd,imm				
	Swap Flags Imm	I FSFLAGSI	rd,imm				

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fcsr. Each larger address adds some instructions: 4 for RVM, 11 for RVA, and 6 each for RVF/D/Q. Using regex notation, { } means set, so L{D|Q} is both LD and LQ. See riscv.org. (8/21/15 revision)

2.2. TinyRV1 Basic Assembly Programming


Arithmetic Operations

Pseudo-Code	Assembly Code
1	1 # a:x1, b:x2, c:x3
2 a = 0	2 addi x1, x0, 0
3 a = 13	3 addi x1, x0, 13
4 a = b + 13	4 addi x1, x2, 13
5 a = b + c	5 add x1, x2, x3
6 a = b * c	6 mul x1, x2, x3

Static Asm Sequence Instruction Semantics

addi x1, x0, 0	$R[x1] \leftarrow R[x0] + 0$
addi x1, x0, 13	$R[x1] \leftarrow R[x0] + 13$
addi x1, x2, 13	$R[x1] \leftarrow R[x2] + 13$
add x1, x2, x3	$R[x1] \leftarrow R[x2] + R[x3]$
mul x1, x2, x3	$R[x1] \leftarrow R[x2] \times R[x3]$

Worksheet illustrating processor functional-level model



Simulation Table

PC	Dynamic Asm Sequence	x1	x2	x3
	addi x1, x0, 0		2	3
	addi x1, x0, 13			
	addi x1, x2, 13			
	add x1, x2, x3			
	mul x1, x2, x3			
	opA			

Memory Operations

Reading/writing an array

Pseudo-Code

```
1  
2 a = d[0]  
3 a = d[1]  
4 d[0] = a  
5 d[2] = a
```

Assembly Code

```
1 # a:x1, addr(d):x2  
2 lw x1, 0(x2)  
3 lw x1, 4(x2)  
4 sw x1, 0(x2)  
5 sw x1, 8(x2)
```

Memory Operations

Iterating through an array (mul/add indexing)

Pseudo-Code

```
1  
2 i = 0  
3  
4 a = d[i]  
5  
6  
7  
8 i = i + 1  
9 a = d[i]
```

Assembly Code

```
1 # i:x1, a:x2, addr(d):x3, addr(d[i]):x4  
2 addi x1, x0, 0  
3  
4 mul x4, x1, 4  
5 add x4, x3, x4  
6 lw x2, 0(x4)  
7  
8 addi x1, x1, 1  
9 mul x4, x1, 4  
10 add x4, x3, x4  
11 lw x2, 0(x4)
```

Memory Operations

Iterating through an array (iterative indexing)

Pseudo-Code

```
1 i = 0  
2 a = d[i]  
3 i = i + 1  
4 a = d[i]
```

Assembly Code

```
1 # a:x1, addr(d[i]):x2  
2 lw x1, 0(x2)  
3 addi x2, x2, 4  
4 lw x1, 0(x2)
```

Static Asm Sequence Instruction Semantics


`lw x1, 0(x2)` $R[x1] \leftarrow M[R[x2] + 0]$

`lw x1, 4(x2)` $R[x1] \leftarrow M[R[x2] + 4]$

`sw x1, 0(x2)` $M[R[x2] + 0] \leftarrow R[x1]$

`sw x1, 8(x2)` $M[R[x2] + 8] \leftarrow R[x1]$

Worksheet illustrating processor functional-level model



Simulation Table

PC	Dynamic Asm Sequence	x1	x2
	<code>lw x1, 0(x2)</code>	0x2000	
	<code>lw x1, 4(x2)</code>		
	<code>sw x1, 0(x2)</code>		
	<code>sw x1, 8(x2)</code>		
	opA		

Conditional Operations

If conditional

Pseudo-Code Assembly Code

1	1 # a:x1, b:x2
2 if (a == 0):	2 bne x1, x0, L1
3 b = 13	3 addi x2, x0, 13
	4 L1:

Conditional Operations

If/else conditional


Pseudo-Code Assembly Code

1	1 # a:x1, b:x2
2 if (a == 0):	2 bne x1, x0, L1
3 b = 13	3 addi x2, x0, 13
4 else:	4 jal x0, L2
5 b = 42	5 L1:
	6 addi x2, x0, 42
	7 L2:

Static Asm Sequence Instruction Semantics

bne x1, x0, L1	if (R[x1] != R[x2]) PC \leftarrow L1
addi x2, x0, 13	R[x1] \leftarrow R[x0] + 13
jal x0, L2	R[x0] \leftarrow PC + 4; PC \leftarrow L2
L1: addi x2, x0, 42	R[x1] \leftarrow R[x0] + 42
L2: opA	

Worksheet illustrating processor functional-level model




Simulation Table

PC	Dynamic Asm Sequence	x1	x2
	bne x1, x0, L1	13	
	opA		

Static Asm Sequence Instruction Semantics

bne x1, x0, L1	if (R[x1] != R[x2]) PC \leftarrow L1
addi x2, x0, 13	R[x1] \leftarrow R[x0] + 13
jal x0, L2	R[x0] \leftarrow PC + 4; PC \leftarrow L2
L1: addi x2, x0, 42	R[x1] \leftarrow R[x0] + 42
L2: opA	

Worksheet illustrating processor functional-level model



Simulation Table

PC	Dynamic Asm Sequence	x1	x2
	bne x1, x0, L1	0	
	addi x2, x0, 13		
	jal x0, L2		
	opA		

Loop

Multiplying a value by itself n times (counting up)

Pseudo-Code

```
1  
2 a = 2  
3  
4 for i in range(n):  
5     a = a * a
```

Assembly Code

```
1 # a:x1, i:x2, n:x3  
2 addi x1, x0, 2  
3 addi x2, x0, 0  
4 loop:  
5 mul x1, x1, x1  
6 addi x2, x2, 1  
7 bne x2, x3, loop
```

Loop

Multiplying a value by itself n times (counting down)

Pseudo-Code


```
1  
2 a = 2  
3 for i in range(n):  
4     a = a * a
```

Assembly Code

```
1 # a:x1, (n-i):x2  
2 addi x1, x0, 2  
3 loop:  
4 mul x1, x1, x1  
5 addi x2, x2, -1  
6 bne x2, x0, loop
```

Static Asm Sequence	Instruction Semantics
addi x1, x0, 2	$R[x1] \leftarrow R[x0] + 2$
loop: mul x1, x1, x1	$R[x1] \leftarrow R[x1] + R[x1]$
addi x2, x2, -1	$R[x2] \leftarrow R[x2] + (-1)$
bne x2, x0, loop	if ($R[x2] \neq R[x0]$) PC \leftarrow loop

Worksheet illustrating processor functional-level model



Simulation Table

PC	Dynamic Asm Sequence	x1	x2
	addi x1, x0, 2		10
	mul x1, x1, x1		
	addi x2, x2, -1		
	bne x2, x0, loop		
	mul x1, x1, x1		
	addi x2, x2, -1		
	bne x2, x0, loop		

Loop

Accumulating elements in array

Pseudo-Code


```
1
2
3 sum = 0
4 for i in range(n):
5     a = d[i]
6     sum = sum + a
```

Assembly Code

```
1    # sum:x1, (n-i):x2
2    # a:x3, addr(d[i]):x4
3    addi x1, x0, 0
4    loop:
5    lw    x3, 0(x4)
6    add  x1, x1, x3
7    addi x4, x4, 4
8    addi x2, x2, -1
9    bne x2, x0, loop
```

Static Asm Sequence	Instruction Semantics
addi x1, x0, 0	$R[x1] \leftarrow R[x0] + 0$
loop: lw x3, 0(x4)	$R[x3] \leftarrow M[R[x4] + 0]$
add x1, x1, x3	$R[x1] \leftarrow R[x1] + R[x3]$
addi x4, x4, 4	$R[x4] \leftarrow R[x4] + 4$
addi x2, x2, -1	$R[x2] \leftarrow R[x2] + (-1)$
bne x2, x0, loop	if ($R[x2] \neq R[x0]$) PC \leftarrow loop

Worksheet illustrating processor functional-level model



Static Asm Sequence	Instruction Semantics
addi x1, x0, 0	$R[x1] \leftarrow R[x0] + 0$
loop: lw x3, 0(x4)	$R[x3] \leftarrow M[R[x4] + 0]$
add x1, x1, x3	$R[x1] \leftarrow R[x1] + R[x3]$
addi x4, x4, 4	$R[x4] \leftarrow R[x4] + 4$
addi x2, x2, -1	$R[x2] \leftarrow R[x2] + (-1)$
bne x2, x0, loop	if ($R[x2] \neq R[x0]$) PC \leftarrow loop

Simulation Table

PC	Dynamic Asm Sequence	x1	x2	x3	x4
	addi x1, x0, 0		10		0x2000
	lw x3, 0(x4)				
	add x1, x1, x3				
	addi x4, x4, 4				
	addi x2, x2, -1				
	bne x2, x0, loop				

Pseudo-code for elementwise vector-vector addition.

```
for i in range(n):  
    dest[i] = src0[i] + src1[i]
```

Implement this pseudo-code using TinyRV1 assembly code.

```
# addr(dest[i]):x1, addr(src0[i]):x2, addr(src1[i]):x3, n:x4
```

Note that we are ignoring the fact that our assembly code will not function correctly if $n \leq 0$. Our assembly code would need an additional check before entering the loop to ensure that $n > 0$. Unless otherwise stated, we will assume in this course that array bounds are greater than zero to simplify our analysis.

TinyRV1 assembly code for mystery program.

```
addi  x5, x0, 0

loop:
    lw    x4, 0(x1)
    bne  x4, x3, foo
    addi x5, x0, 1



foo:
    addi x1, x1, 4
    addi x2, x2, -1
    bne  x2, x0, loop
```

Show the pseudo-code for this mystery program.

3. From Architecture to Microarchitecture

- Processor

- Instructions are “transactions” that execute on a processor
- Architecture: defines the hardware/software interface
- Microarchitecture: how hardware executes sequence of instructions




- Laundry

- Cleaning a load of laundry is a “transaction”
- Architecture: high-level specification, dirty clothes in, clean clothes out
- Microarchitecture: how laundry room actually processes multiple loads


3.1. Processor Microarchitectural Design Patterns

Transaction Steps	Four Types of Transactions	Transaction Latency	
Washing (30 min)	Anne's Load	2.0 hr	Anne requires all four steps
Drying (30 min)	Ben's Load	1.0 hr	Ben is messy, leaves unfolded clothes in his laundry basket
Folding (30 min)	Cathy's Load	1.5 hr	Cathy does not have a bureau, leaves folded clothes in basket
Storing (30 min)	Dave's Load	2.0 hr	Dave requires all four steps

Fixed Time Slot Laundry (Single-Cycle Processors)



Variable Time Slot Laundry (Multi-Cycle Processors) Pipelined Laundry



3.2. Transaction Diagrams



W: Washing





D: Drying



F: Folding



S: Storing



Key Concepts

- **Transaction latency** is the time to complete a single transaction
- **Execution time or total latency** is the time to complete a sequence of transactions
- **Throughput** is the number of transactions executed per unit time

3.3. Analyzing Processor Performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Avg Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}$$

- Instructions / program depends on source code, compiler, ISA
- Avg cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

Using our first-order equation for processor performance and a functional-level model, the execution time is just the number of dynamic instructions.

Microarchitecture	CPI	Cycle Time
Single-Cycle Processor	1	long
Multi-Cycle Processor	>1	short
Pipelined Processor	≈1	short



Students often confuse “Cycle Time” with the execution time of a sequence of transactions measured in cycles.

“Cycle Time” is the clock period or the inverse of the clock frequency.

Estimating dynamic instruction count

Estimate the dynamic instruction count for the vector-vector add example assuming n is 64?

```
1   loop:  
2     lw      x5, 0(x1)  
3     lw      x6, 0(x2)  
4     add    x7, x5, x6  
5     sw      x7, 0(x3)  
6     addi   x1, x1, 4  
7     addi   x2, x2, 4  
8     addi   x3, x3, 4  
9     addi   x4, x4, -1  
10    bne    x4, x0, loop
```

Estimate the dynamic instruction count for the mystery program assuming n is 64.

```
1   addi   x5, x0, 0  
2  
3   loop:  
4     lw      x4, 0(x1)  
5     bne    x4, x3, foo  
6     addi   x5, x0, 1  
7  
8   foo:  
9     addi   x1, x1, 4  
10    addi   x2, x2, -1  
11    bne    x2, x0, loop
```