
## Estimating minimum clock period (cycle time)



	$t_{pd}$	
32-bit 2-to-1 Mux	$4\tau$	
32-bit 4-to-1 Mux	$8\tau$	
32-bit Adder	$60\tau$	
32-bit ALU	$64\tau$	
32-bit Multiplier	$100\tau$	
32-bit +4 Unit	$30\tau$	
ImmGen Unit	$12\tau$	
32-bit Reg ( $t_{cq}$ )	$9\tau$	
Register File Read	$25\tau$	
Memory Read	$120\tau$	
32-bit Reg ( $t_{setup}$ )	10τ	
	$20\tau$	
Register File $(t_{setup})$	$120\tau$	
Memory $(t_{setup})$	1201	