# **ECE 2300 Digital Logic and Computer Organization Fall 2024**

# **Topic 12: Pipelined Processors**

School of Electrical and Computer Engineering Cornell University

revision: 2024-11-19-10-52







Copyright © 2024 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.

# **1. High-Level Idea for Single-Cycle Processors**



## **Fixed Time Slot Laundry (Single-Cycle Processors)**



## **Pipelined Laundry Variable Time Slot Laundry (Multi-Cycle Processors)**



#### 1. High-Level Idea for Single-Cycle Processors



## **Single-Cycle Quad Adder**





## **Multi-Cycle Quad Adder**





# **Pipelined Quad Adder**



# **1.1. Transactions and Steps**

- We can think of each instruction as a transaction
- Executing a transaction involves a sequence of steps





# **1.2. Technology Constraints**

- Assume modern technology where logic is cheap and fast (e.g., fast integer ALU)
- Assume multi-ported register files with a reasonable number of ports are feasible
- Assume small amount of very fast memory (caches) backed by large, slower memory



# **1.3. First-Order Performance Equation**



- Instructions / program depends on source code, compiler, ISA
- Avg cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation



# **2. Two-Stage Pipelined Processor**

- Incrementally develop an unpipelined datapath
- Keep data flowing from left to right
- Position control signal table early in the diagram
- Divide datapath/control into stages by inserting pipeline registers
- Keep the pipeline stages roughly balanced
- Forward arrows should avoid "skipping" pipeline registers
- Backward arrows will need careful consideration



## **Pipeline diagrams**



What would be the total execution time if these three instructions were repeated 10 times?

#### **Hazards occur when instructions interact with each other in pipeline**

- RAW Data Hazards: An instruction depends on a data value produced by an earlier instruction
- Control Hazards: Whether or not an instruction should be executed depends on a control decision made by an earlier instruction
- Structural Hazards: An instruction in the pipeline needs a resource being used by another instruction in the pipeline
- WAW and WAR Name Hazards: An instruction in the pipeline is writing a register that an earlier instruction in the pipeline is either writing or reading

### **Stalling and squashing instructions**

- Stalling: An instruction *originates* a stall due to a hazard, causing all instructions earlier in the pipeline to also stall. When the hazard is resolved, the instruction no longer needs to stall and the pipeline starts flowing again.
- Squashing: An instruction *originates* a squash due to a hazard, and squashes all previous instructions in the pipeline (but not itself). We restart the pipeline to begin executing a new instruction sequence.

# **2.1. RAW Data Hazards Through Registers**

RAW data hazards occur when one instruction depends on a data value produced by a preceding instruction still in the pipeline. We use architectural dependency arrows to illustrate RAW dependencies in assembly code sequences.

addi x1, x2, 1 addi x3, x1, 1 addi x4, x5, 1

## **Using pipeline diagrams to illustrate RAW hazards**

We use microarchitectural dependency arrows to illustrate RAW hazards on pipeline diagrams.



## **Approaches to resolving data hazards**

- Software Scheduling: Expose data hazards in ISA forcing assembly level programmer or compiler to explicitly avoid scheduling instructions that would create hazards
- Hardware Stalling: Hardware includes control logic that freezes later instructions until earlier instruction has finished producing data value; software scheduling can still be used to avoid stalling (i.e., software scheduling for performance)
- Hardware Bypassing/Forwarding: Hardware allows values to be sent from an earlier instruction to a later instruction before the earlier instruction has left the pipeline
- Hardware Scheduling: Hardware dynamically schedules instructions to avoid RAW hazards, potentially allowing instructions to execute out of order
- Hardware Speculation: Hardware guesses that there is no hazard and allows later instructions to potentially read invalid data; detects when there is a problem, squashes and then re-executes instructions that operated on invalid data

# **2.2. RAW Data Hazards** → **Software Scheduling**

- ISA specifies exactly how many instructions must be between a register write and a later read of that register
- Assembly level programmer or compiler must insert independent instructions to delay the read of earlier write
- If cannot find any independent instructions, must insert instructions do nothing (nops) to delay read of earlier write. These nops count as real instructions increasing instructions per program.
- If hazard is exposed in ISA, software scheduling is required for correctness! A scheduling mistake can cause undefined behavior.

addi x1, x2, 1 addi x3, x1, 1 addi x4, x5, 1

# **Resolving RAW hazards using software scheduling**



# **2.3. RAW Data Hazards** → **Hardware Stalling**

- Hardware includes control logic that freezes later instructions (in front of pipeline) until earlier instruction (in back of pipeline) has finished producing data value.
- Software scheduling is not required for correctness, but can improve performance! Programmer or compiler schedules independent instructions to reduce the number of cycles spent stalling.



## **Modifications to datapath/control to support hardware stalling**



## **Deriving the stall signal**



stall\_waddr\_B\_rs1\_A = rs1\_en\_A && val\_B && rf\_wen\_B &&  $(int_rs1_A == rf_waddr_B)$  &&  $(rf_waddr_B != 0)$ stall\_waddr\_B\_rs2\_A = rs2\_en\_A && val\_B && rf\_wen\_B &&  $(inst_rs2_A == rf_waddr_B)$  &&  $(rf_waddr_B != 0)$ stall\_ $A =$ stall\_waddr\_B\_rs1\_A || stall\_waddr\_B\_rs2\_A;

**Draw the pipeline diagram assuming RAW hazards are resolved with hardware stalling**



# **2.4. RAW Data Hazards** → **Hardware Bypassing**

Hardware allows values to be sent from an earlier instruction (in back of pipeline) to a later instruction (in front of pipeline) before the earlier instruction has left the pipeline. Sometimes called "forwarding".

### **Pipeline diagram showing hardware bypassing for RAW data hazards**



## **Adding single bypass path to support limited hardware bypassing**



#### **Deriving the bypass and stall signals**

```
stall_waddr_B_rsd_A = 0bypass_waddr_B_rs1_A = rs1_en_A && val_B && rf_wen_B
  && (inst_rs1_A == rf_waddr_B) && (rf_waddr_B != 0)
```
## **Pipeline diagram showing multiple hardware bypass paths**



## **Adding all bypass path to support full hardware bypassing**



## **Draw the pipeline diagram assuming RAW hazards are resolved with hardware bypassing**



# **2.5. RAW Data Hazards Through Memory**

So far we have only studied RAW data hazards through registers, but we must also carefully consider RAW data hazards through memory.

```
sw x1, 0(x2)
lw x3, 0(x4) # RAW dependency occurs if R[x2] == R[x4]
```


# **2.6. Control Hazards**

Control hazards occur when whether or not an instruction should be executed depends on a control decision made by an earlier instruction. We use architectural dependency arrows to illustrate control dependencies in assembly code sequences.



#### **Using pipeline diagrams to illustrate control hazards**

We use microarchitectural dependency arrows to illustrate control hazards on pipeline diagrams.



## What hardware would be required to make the vertical microarchitectural dependency arrow possible?



## **Approaches to resolving control hazards**

- Software Scheduling: Expose control hazards in ISA forcing assembly level programmer or compiler to explicitly avoid scheduling instructions that would create hazards
- Hardware Speculation: Hardware guesses which way the control flow will go and potentially fetches incorrect instructions; detects when there is a problem and re-executes instructions that are along the correct control flow
- Software Predication: Assembly level programmer or compiler converts control flow into data flow by using instructions that conditionally execute based on a data value
- Software Hints: Assembly level programmer or compiler provides hints about whether a conditional branch will be taken or not taken, and hardware can use these hints for more efficient hardware speculation

# **2.7. Control Hazards** → **Software Scheduling**

Expose branch delay slots as part of the instruction set. Branch delay slots are instructions that follow a jump or branch and are *always* executed regardless of whether a jump or branch is taken or not taken. Compiler tries to insert useful instructions, otherwise inserts nops.



#### **Pipeline diagram showing using branch delay slots for control hazards**



# **2.8. Control Hazards** → **Hardware Speculation**

Hardware guesses which way the control flow will go and potentially fetches incorrect instructions; detects when there is a problem and re-executes instructions the instructions that are along the correct control flow. We will only consider a simple branch prediction scheme where the hardware always predicts not taken.

#### **Pipeline diagram when branch is not taken**



### **Pipeline diagram when branch is taken**



#### **Modifications to datapath/control to support hardware speculation**



## **Deriving the squash signals**

 $squash_A = val_B \&c$  (op\_B == bne) && !eq\_B

**Draw the pipeline diagram assuming control hazards are resolved with hardware speculation**

```
addi x1, x0, 0
     bne x1, x0, foo
     addi x2, x0, 1
     addi x3, x0, 1
foo: bne x2, x0, bar
    addi x4, x0, 1
     addi x5, x0, 1
bar: addi x6, x0, 1
```


# **2.9. Analyzing Performance**



- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation

### **Estimating minimum clock period (cycle time)**



## **Estimating execution time**

How long in units of *τ* will it take to execute the vector-vector add program assuming n is 64?

Pseudo-Code

```
1 for i in range(n):
2 \text{ dest}[i] = \text{src0}[i] + \text{src1}[i]
```
Assembly Code





## **Results for vector-vector add example**



# **3. Five-Stage Pipelined Processor**

- Incrementally develop an unpipelined datapath
- Start with just arithmetic and memory instructions
- Keep data flowing from left to right
- Position control signal table early in the diagram
- Divide datapath/control into stages by inserting pipeline registers
- Keep the pipeline stages roughly balanced
- Forward arrows should avoid "skipping" pipeline registers



### **Pipeline diagrams**



What would be the total execution time if these three instructions were repeated 10 times?

# **3.1. RAW Data Hazards Through Registers**

RAW data hazards occur when one instruction depends on a data value produced by a preceding instruction still in the pipeline.





# **3.2. RAW Data Hazards** → **Hardware Stalling**

• Hardware includes control logic that freezes later instructions (in front of pipeline) until earlier instruction (in back of pipeline) has finished producing data value.



## **Modifications to datapath/control to support hardware stalling**



## **Deriving the stall signal**

```
stall_waddr_X_rsl_D =val_D && rs1_en_D && val_X && rf_wen_X
        && (inst\_rs1_D == rf_waddr_X) && (rf_waddr_X != 0)stall waddr M rs1 D =val_D && rs1_en_D && val_M && rf_wen_M
        &\& (inst_rs1_D == rf_waddr_M) &\& (rf_waddr_M != 0)
stall_waddr_W_rs1_D =
 val_D && rs1_en_D && val_W && rf_wen_W
        && (inst_rs1_D == rf_waddr_W) && (rf_waddr_W != 0)
... similar for stall signals for rs2 source register ...
stall_D = val_D&& ( stall_waddr_X_rs1_D || stall_waddr_X_rs2_D
             || stall_waddr_M_rs1_D || stall_waddr_M_rs2_D
             || stall_waddr_W_rs1_D || stall_waddr_W_rs2_D )
stall_F = stall_D
```
# **3.3. RAW Data Hazards** → **Hardware Bypassing**

Hardware allows values to be sent from an earlier instruction (in back of pipeline) to a later instruction (in front of pipeline) before the earlier instruction has left the pipeline. Sometimes called "forwarding".

## **Pipeline diagram showing hardware bypassing for RAW data hazards**



# **Adding single bypass path to support limited hardware bypassing**



### **Deriving the bypass and stall signals**

```
stall_waddr_X_rsl_D = 0bypass_waddr_X_rs1_D =
  val_D && rs1_en_D && val_X && rf_wen_X
        && (inst\_rs1_D == rf\_waddr_X) && (rf_waddr_X != 0)
```
## **Pipeline diagram showing multiple hardware bypass paths**



## **Adding all bypass path to support full hardware bypassing**



### **Handling load-use RAW dependencies**

ALU-use latency is only one cycle, but load-use latency is two cycles.



## **Pipeline diagram for simple assembly sequence**

Draw a pipeline diagram illustrating how the following assembly sequence would execute on a fully bypassed pipelined TinyRV1 processor. Include microarchitectural dependency arrows to illustrate how data is transferred along various bypass paths.



# **3.4. RAW Data Hazards Through Memory**

So far we have only studied RAW data hazards through registers, but we must also carefully consider RAW data hazards through memory.

sw x1, 0(x2) lw x3,  $0(x4)$  # RAW dependency occurs if  $R[x2] == R[x4]$ 



# **3.5. Control Hazards**

Control hazards occur when whether or not an instruction should be executed depends on a control decision made by an earlier instruction.



# **3.6. Control Hazards** → **Hardware Speculation**

Hardware guesses which way the control flow will go and potentially fetches incorrect instructions; detects when there is a problem and re-executes instructions the instructions that are along the correct control flow. We will only consider a simple branch prediction scheme where the hardware always predicts not taken.

### **Pipeline diagram when branch is not taken**



## **Pipeline diagram when branch is taken**





#### **Modifications to datapath/control to support hardware speculation**

# **Deriving the squash signals**

```
squash_D = val_X \& (op_X == bne) \& k!eq_Xsquash_F = squash_D || (val_D \& (op_D == jal) || (op_D == jr)))
```
Important: PC select logic must give priority to older instructions (i.e., prioritize branches over jumps)! *Good exam question?* **Draw the pipeline diagram assuming control hazards are resolved with hardware speculation**

```
addi x1, x0, 0
     bne x1, x0, foo
     addi x2, x0, 1
     addi x3, x0, 1
foo: bne x2, x0, bar
    addi x4, x0, 1
     addi x5, x0, 1
bar: addi x6, x0, 1
```


# **3.7. Analyzing Performance**



- Instructions / program depends on source code, compiler, ISA
- Cycles / instruction (CPI) depends on ISA, microarchitecture
- Time / cycle depends upon microarchitecture and implementation



#### **Estimating minimum clock period (cycle time)**

Memory Setup 120*τ*

## **Estimating execution time**

How long in units of *τ* will it take to execute the vector-vector add program assuming n is 64?

Pseudo-Code

```
1 for i in range(n):
2 \text{ dest}[i] = \text{src0}[i] + \text{src1}[i]
```
Assembly Code





## **Results for vector-vector add example**

