
# ECE 2300 Digital Logic and Computer Organization Fall 2024

### **Topic 13: Cache Concepts**

School of Electrical and Computer Engineering Cornell University

revision: 2024-11-21-10-53


1	Mer	nory/Library Analogy	3
	1.1.	Three Example Scenarios	3
	1.2.	Review: Memory Arrays	7
	1.3.	Cache Memories in Computer Architecture	9
2	Cac	ne Concepts	12
	2.1.	Single-Line Cache	12
	2.2.	Multi-Line Cache	13
	2.3.	Replacement Policies	16
	2.4.	Write Policies	18
	2.5.	Categorizing Misses: The Three C's	20
3	Ana	lyzing Memory Performance	23



Copyright © 2024 Christopher Batten. All rights reserved. This handout was prepared by Prof. Christopher Batten at Cornell University for ECE 2300 / ENGRD 2300 Digital Logic and Computer Organization. Download and use of this handout is permitted for individual educational non-commercial purposes only. Redistribution either in part or in whole via both commercial or non-commercial means requires written permission.

### 1. Memory/Library Analogy

Our goal is to do some research on a new computer architecture, and so we wish to consult the literature to learn more about past computer systems. The library contains most of the literature we are interested in, although some of the literature is stored off-site in a large warehouse. There are too many distractions at the library, so we prefer to do our reading in our doorm room or office. Our doorm room or office has an empty bookshelf that can hold ten books or so, and our desk can hold a single book at a time.



Book Shelf (can hold a few books)




Warehouse (long-term storage)



## 1.1. Three Example Scenarios


- Use desk and library
- Use desk, book shelf, and library
- Use desk, book shelf, library, and warehouse

#### Books from library with no bookshelf "cache"




- Some inherent "translation" since we need to use the online catalog to translate a book author and title into a physical location in the library (e.g., floor, row, shelf)
- Average latency to access a book: 40 minutes
- Average throughput including reading time: 1.2 books/hour
- Latency to access library limits our throughput

#### Books from library with bookshelf "cache"




- Average latency to access a book: <20 minutes
- Average throughput including reading time:  $\approx$ 2 books/hour
- Bookshelf acts as a small "cache" of the books in the library
  - Cache Hit: Book is on the bookshelf when we check, so there is no need to go to the library to get the book
  - Cache Miss: Book is not on the bookshelf when we check, so we need to go to the library to get the book
- Caches exploit structure in the access pattern to avoid the library access time which limits throughput
  - Temporal Locality: If we access a book once we are likely to access the same book again in the near future
  - Spatial Locality: If we access a book on a given topic we are likely to access other books on the same topic in the near future

#### Books from warehouse





- Keep very frequently used books on book shelf, but also keep books that have recently been checked out in the library before moving them back to long-term storage in the warehouse
- We have created a "book storage hierarchy"
- Book Shelf : low latency, low capacity
- Library : high latency, high capacity
- Warehouse : very high latency, very high capacity


### 1.2. Review: Memory Arrays




#### Static Random Access Memory (SRAM)









### Comparing different types of memory


- Capacity: How many bits can we store per unit area?
- Latency: How long does it take to read or write data?
- Bandwidth: How many bits can we read or write at once?


Memory Type	Capacity	Latency	Bandwidth
Register			
Register File			
SRAM			
DRAM			
SSD/Disk			


#### Latency numbers every computer engineer should know

Small SRAM access	1 ns
Branch mispredict	3 ns
Large SRAM access	4 ns
Mutex lock/unlock	17 ns
Send 2KB over commodity network	22 ns
DRAM access	100 ns
Compress 1KB with zip	2 us
Read 1MB sequentially from DRAM	2 us
SSD random read	16 us
Read 1MB sequentially from SSD	31 us
Round trip in datacenter	500 us
Read 1MB sequentially from disk	625 us
Disk random read	2 ms
Packet roundtrip from CA to Netherlands	150 ms

### 1.3. Cache Memories in Computer Architecture







Rank each program based on the level of temporal and spatial locality in both the instruction and data address stream on a scale from 0 to 5 with 0 being no locality and 5 being very significant locality.


			Inst Temp	Inst Spat	Data Temp	Data Spat
loop:						
	x1,	0(x2)				
lw	x3,	0(x4)				
add	x5,	x1, x3				
sw	x5,	0(x6)				
addi	x2,	x2, 4				
addi	x4,	x4, 4				
addi	x6,	x6, 4				
addi	x7,	x7, -1				
bne	x7,	x0, loop				
loop:						
lw	x1,	0(x2)				
lw	x3,	O(x1) # random addr				
lw	x4,	O(x3) # random addr				
addi	x4,	x4, 1				
addi	x2,	x2, 4				
addi	x7,	x7, -1				
bne	x7,	x0, loop				
loop:						
lw	x2,	0(x3)				
bne	x2,	x0, skip				
addi	x1,	x1, 1				
skip:						
	-	x3, 4				
addi	x7,	x7, -1				
bne	x7,	x0, loop				

### 2. Cache Concepts


- Single-line cache
- Multi-line cache
- Replacement policies
- Write Policies
- Categorizing Misses

## 2.1. Single-Line Cache

Consider only 4B word accesses and only the read path for three singleline cache designs:




#### What about writes?



- Spatial Locality: Refill entire cache line at once
- Temporal Locality: Reuse word multiple times

### 2.2. Multi-Line Cache

Consider a four-line direct-mapped cache with 4B cache lines




#### Example execution worksheet and table for direct-mapped cache


Dynamic Transactio Stream rd 0x000 rd 0x004 rd 0x010 rd 0x000 rd 0x004	on 0x000 0x004 0x008 0x00c 0x010	13 14 15 16 17 •	V Set 0 Set 1 Set 2 Set 3	Tag	Data
			Se	t	
ta	idx h	/m 0	1	2	3
rd 0x000					
rd 0x004					
rd 0x010					
rd 0x000					
rd 0x004					
rd 0x020					

### Increasing cache associativity


Four-line direct-mapped cache with 4B cache lines




Four-line two-way set-associative cache with 4B cache lines



Four-line fully-associative cache with 4B cache lines





### Combining associativity with longer cache lines

- Spatial Locality: Refill entire cache line + simple indexing to find set
- Temporal Locality: Reuse word multiple times + replacement policy

### 2.3. Replacement Policies

- No choice in a direct-mapped cache
- Random
  - Good average case performance, but difficult to implement
- Least Recently Used (LRU)
  - Replace cache line which has not been accessed recently
  - LRU cache state must be updated on every access which is expensive
  - True implementation only feasible for small sets
  - Two-way cache can use a single "last used bit"
  - Pseudo-LRU uses binary tree to approximate LRU for higher associativity
- First-In First-Out (FIFO, Round Robin)
  - Simpler implementation, but does not exploit temporal locality
  - Potentially useful in large fully associative caches

Way 1

#### Dynamic U Tag V Tag Data V Transaction Data Stream Set 0 rd 0x000 Set 1 rd 0x004 rd 0x010 0x000 13 rd 0x000 0x004 14 rd 0x004 0x008 15 0x00c 16 0x010 17 : Set 1 Set 0 idx Way 0 Way 1 Way 0 Way 1 tag h/m U U rd 0x000 rd 0x004 rd 0x010 rd 0x000 rd 0x004 rd 0x020

#### Example execution worksheet and table for 2-way set associative cache

Way 0

### 2.4. Write Policies

#### Write-Through with No Write Allocate

- On write miss, write memory but do not bring line into cache
- On write hit, write both cache and memory
- Requires more memory bandwidth, but simpler to implement

				Set				write
	tag	idx	h/m	0	1	2	3	mem?
rd 0x010								
wr 0x010								
wr 0x024								
rd 0x024								
rd 0x020								

Assume 4-line direct-mapped cache with 4B cache lines

#### Write-Back with Write Allocate

- On write miss, bring cache line into cache then write
- On write hit, only write cache, do not write memory
- Only update memory when a dirty cache line is evicted
- More efficient, but more complicated to implement

			Set				write	
	tag	idx	h/m	0	1	2	3	mem?
rd 0x010								
wr 0x010								
wr 0x024								
rd 0x024								
rd 0x020								

Assume 4-line direct-mapped cache with 4B cache lines

### 2.5. Categorizing Misses: The Three C's

- **Compulsory** : first-reference to a block
- Capacity : cache is too small to hold all of the data
- Conflict : collisions in a specific set

Classifying misses in a cache with a target capacity and associativity as a sequence of three questions:

- Q1) Would this miss occur in a cache with infinite capacity? If the answer is yes, then this is a compulsory miss and we are done. If the answer is no, then consider question 2.
- Q2) Would this miss occur in a *fully associative* cache with the desired capacity? If the answer is yes, then this is a capacity miss and we are done. If the answer is no, then consider question 3.
- Q3) Would this miss occur in a cache with the desired capacity and associativity? If the answer is yes, then this is a conflict miss and we are done. If the answer is no, then this is not a miss it is a hit!

### Example 1 illustrating categorizing misses

Assume we have a direct-mapped cache with two 16B lines, each with four 4B words for a total cache capacity of 32B. We will need four-bits for the offset, one bit for the index, and the remaining bits for the tag.

	tag	idx	h/m	type	Set 0	Set 1
rd 0x000						
rd 0x020						
rd 0x000						
rd 0x020						

Q1. Would the cache miss occur in an infinite capacity cache? For the first two misses, the answer is yes so they are compulsory misses. For the last two misses, the answer is no, so consider question 2.

Q2. Would the cache miss occur in a fully associative cache with the target capacity (two 16B lines)? Re-run address stream on such a fully associative cache. For the last two misses, the answer is no, so consider question 3.

	tag	h/m	Way 0	Way 1
rd 0x000				
rd 0x020				
rd 0x000				
rd 0x020				

Q3. Would the cache miss occur in a cache with the desired capacity and associativity? For the last two misses, the answer is yes, so these are conflict misses. There is enough capacity in the cache; the limited associativity is what is causing the misses.

### Example 2 illustrating categorizing misses

Assume we have a direct-mapped cache with two 16B lines, each with four 4B words for a total cache capacity of 32B. We will need four-bits for the offset, one bit for the index, and the remaining bits for the tag.

	tag	idx	h/m	type	Set 0	Set 1
rd 0x000						
rd 0x020						
rd 0x030						
rd 0x000						

Q1. Would the cache miss occur in an infinite capacity cache? For the first three misses, the answer is yes so they are compulsory misses. For the last miss, the answer is no, so consider question 2.

Q2. Would the cache miss occur in a fully associative cache with the target capacity (two 16B lines)? Re-run address stream on such a fully associative cache. For the last miss, the answer is yes, so this is a capacity miss.


	tag	h/m	Way 0	Way 1
rd 0x000				
rd 0x020				
rd 0x030				
rd 0x000				

Categorizing misses helps us understand how to reduce miss rate. Should we increase associativity? Should we use a larger cache?

### 3. Analyzing Memory Performance

 $\frac{\text{Time}}{\text{Mem Access Sequence}} = \frac{\text{Mem Accesses}}{\text{Sequence}} \times \frac{\text{Avg Cycles}}{\text{Mem Access}} \times \frac{\text{Time}}{\text{Cycle}}$  $\frac{\text{Avg Cycles}}{\text{Mem Access}} = \frac{\text{Avg Cycles}}{\text{Hit}} + \left(\frac{\text{Num Misses}}{\text{Num Accesses}} \times \frac{\text{Avg Extra Cycles}}{\text{Miss}}\right)$ 

- Mem access / sequence depends on program and translation
- Time / cycle depends on microarchitecture and implementation
- Also called the average memory access latency (AMAL)
- Avg cycles / hit is called the hit latency
- Number of misses / number of accesses is called the miss rate
- Avg extra cycles / miss is called the miss penalty
- Avg cycles per hit depends on microarchitecture
- Miss rate depends on microarchitecture
- Miss penalty depends on microarchitecture, rest of memory system



#### Estimating average memory access latency

Consider the following sequence of memory acceses which might correspond to copying 4 B elements from a source array to a destination array. Each array contains 64 elements. Assume two-way set associative cache with 16 B cache lines, hit latency of 1 cycle and 10 cycle miss penalty. What is the AMAL in cycles?

rd 0x1000 wr 0x2000 rd 0x1004 wr 0x2004 rd 0x1008 wr 0x2008 ... rd 0x1040 wr 0x2040

Consider the following sequence of memory acceses which might correspond to incrementing 4 B elements in an array. The array contains 64 elements. Assume two-way set associative cache with 16 B cache lines, hit latency of 1 cycle and 10 cycle miss penalty. What is the AMAL in cycles?

rd 0x1000 wr 0x1000 rd 0x1004 wr 0x1004 rd 0x1008 wr 0x1008 ... rd 0x1040 wr 0x1040