



## Primitive Gates

For each primitive logic gate shown, draw the transistor-level schematic.


a. NOT




b. NAND2




c. NOR2




d. AND2




e. OR2



f. XOR2




g. XNOR2



# From Digital Circuits to Truth Tables


For the following complementary digital circuits fill out their truth table.

a.



<i>a</i>	<i>b</i>	<i>c</i>	<i>y</i>
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

b.



<i>a</i>	<i>b</i>	<i>c</i>	<i>y</i>
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	


## Gate-Level Networks, Simulation Tables, and Verilog

For each of the following problems you will be asked to fill out the truth table for a gate-level netlist. After, fill out the provided simulation table. Finally implement the gate-level network in Verilog. A module definition will be provided. Write Verilog coded in the provided space.

Assume we have the following gate level propagation delay and contamination delays:


<b>Gate</b>	$t_{pd}$	$t_{cd}$
NOT	$1\tau$	$1\tau$
AND2	$3\tau$	$1\tau$
OR2	$4\tau$	$2\tau$
NAND2	$4\tau$	$2\tau$
NOR2	$5\tau$	$3\tau$
XOR2	$7\tau$	$4\tau$

a.



<i>a</i>	<i>b</i>	<i>c</i>	<i>w</i>	<i>x</i>	<i>z</i>	<i>y</i>
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				







```
module LogicFun1
(
  input wire a,
  input wire b,
  input wire c,
  output wire y
);
// Implement the Gate Level Netlist showed in the diagram.
```

```
endmodule;
```

b.



<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>q</i>	<i>r</i>	<i>s</i>	<i>t</i>	<i>y</i>	<i>z</i>
0	0	0	0						
0	0	0	1						
0	0	1	0						
0	0	1	1						
0	1	0	0						
0	1	0	1						
0	1	1	0						
0	1	1	1						
1	0	0	0						
1	0	0	1						
1	0	1	0						
1	0	1	1						
1	1	0	0						
1	1	0	1						
1	1	1	0						
1	1	1	1						



```
module LogicFun2
(
  input wire a,
  input wire b,
  input wire c,
  input wire d,
  output wire y,
  output wire z
);
// Implement the Gate Level Netlist showed in the diagram.
```

```
endmodule;
```