

# Side Channels

- An extra way to learn information about a program's execution
- Usually a way for an *attacker* to bypass security mechanisms



# Side Channels

- An extra way to learn information about a program's execution
  - .
- Usually a way for an *attacker* to bypass security mechanisms
  - Power consumption
  - Electromagnetic Radiation
  - Responsiveness / Faults
  - Timing
- Timing attacks are a BIG concern:
  - Can be executed remotely
  - Hard to prevent all secret-dependent timing
  - Small differences can be amplified with repetition
  - Very stealthy

# **Timing Side Channels**

What influences a program's execution time?

- Dynamic instruction count
  - Which branches get executed
- Cycles per instruction
  - Variable latency instructions (e.g., division)
  - TLB Hit or Miss (Page Fault)
  - Cache Hit or Miss
  - Correct vs. Incorrect Speculation
- Clock frequency
  - DVFS (Dynamic Voltage-Frequency Scaling)

# Cache Timing Channel

- very common side channel
  - Fast/easy to execute
  - High signal to noise (don't have to repeat much to be sure it worked)
- How it works: Prime + Probe:
  - 1. Setup cache state
  - 2. Run victim
  - 3. Time memory accesses

"Which cache set did the victim access?"



#### **Prime + Probe Example** idx Tag //Attacker: (e.g., user process) 63 &arr[63] char arr[N CACHE SETS\*LINE SIZE]; for (int i = 0; i < N CACHE SETS; i++) { 62 &arr[62] arr[i\*LINE SIZE] = 0; } 61 &victim[secret] //Call Victim Code (e.g., via syscall) ... victim[secret] = data; . . . . . . . . . 2 &arr[0] 1 &arr[1] 0 &arr[0]

| Prime + Probe Example  | idx | Tag           |
|--|-----|---------------|
| <pre>//Attacker: (e.g., user process) char arr[N_CACHE_SETS*LINE_SIZE];</pre>    | 63  | &arr[63] Hit  |
| <pre>for (int i = 0; i &lt; N_CACHE_SETS; i++) {     arr[i*LINE_SIZE] = 0;</pre> | 62  | &arr[62] Hit  |
| <pre>} //Call Victim Code (e.g., via syscall)</pre>                              | 61  | &arr[61] MISS |
| <pre> victim[secret] = data;</pre>   | ••• | • • •         |
| //Return to Attacker:<br>for (int i = 0; i < N CACHE SETS; i++) {                | 2   | &arr[0] Hit   |
| <pre>time_start(); arr[i*LINE SIZE] = 0;</pre>                                   | 1   | &arr[1] Hit   |
| <pre>time_end(); }</pre>   | 0   | &arr[0] Hit   |
|  |     | 8             |





#### Recent Events – Transient Execution Attacks

- 2018
  - Meltdown & Spectre [Jann Horn, Google Project Zero] Also, independently, Paul Kocher
  - Both are microarchitectural attacks that allow the user to exploit speculative execution to learn secret data
  - Make \$ timing channels super easy to exploit nearly NO statistical analysis necessary, can pick *any address you want to leak*
  - Meltdown affects almost every Intel chip made since 1995, and some ARM chips Spectre affects Everychip, Everywhere, All at once.
  - Intel<sup>®</sup> pushes out several microcode (HW) patches that...don't work and cause BSOD
  - OS, Compiler & Browser Mitigations (KPTI, SLH, Retpoline) start to be rolled out



# Recent Events – Transient Execution Attacks

• 2018



• 2019

Spectre Variants (Speculative Store Bypass, Foreshadow, Zombieload) continue to haunt us

Meltdown & Spectre – [Jann Horn, Google Project Zero]

Also, independently, Paul Kocher

- Numerous *new microarchitectural designs to avoid Spectre* are proposed at high profile research conferences
- No new word from Intel, AMD, ARM, etc. on Spectre-secure designs
- 2020-2022
  - Even more Spectre attacks. Old defenses broken. New defenses proposed. Repeat.



- Spectre patches gain more traction, incorporated into LLVM
- More variants discovered, highlights need for new design, not just adhoc patches
- Still an open problem, the attack-defense vicious cycle continues.

#### Background on Memory space

The virtual address space of each process contains user-level memory and OS memory.

This is convenient for handling exceptions and making system calls (just change to privileged mode and start fetching OS code).

User-level process cannot load from OS memory. This is a permission violation.















- Trap handler loads OS page table, flushes TLB
- Handle trap
- Loads User page table, flushes TLB
- Return to User
- 5% overhead most programs
- 30% for syscall-heavy programs

**OS** Memory probe User-space memory reserved ахаааааааа



#### Bounds-check-bypass

• Extremely common check

 $( \mathbf{e} )$ 

- Speculation allows body to *temporarily execute* when a >= xarray\_len
- Speculative execution modifies \$ state (just like meltdown)
- Attacker can read arbitrary (user space) memory via \$ timing channel

#### software & hardware fixes exist



scary

both leak data through \$ timing channel

- · Exploits out-of-order execution after exceptions
- Illegal memory accesses after an exception still update \$
- Breaks Kernel Isolation: Allows user process to read any part of OS's memory (if mapped)
- Exploits speculative execution across branches
- Attacker manipulates branch predictor to speculatively execute target instructions
- Breaks software sandboxing: Allows user process to violate application-level isolation (within a single process)

Miessler Blog (<u>https://danielmiessler.com/blog/simple-explanation-difference-meltdown-spectre/</u>)

### Takeaways for Computer Architects

Architecture: timing-independent functional behavior of a computer Micro-architecture: implementation techniques to performance These choices have consequences!

What if a computer that is architecturally correct can leak protected information via its micro-architecture?

Perhaps our definition of "architecturally correct" needs re-thinking...

#### Some References

New York Times: https://www.nytimes.com/2018/01/03/business/computer-flaws.html

Meltdown paper: <u>https://meltdownattack.com/meltdown.pdf</u> Spectre paper: <u>https://spectreattack.com/spectre.pdf</u>

A blog separating the two bugs: <u>https://danielmiessler.com/blog/simple-explanation-difference-meltdown-spectre/</u>

Google Blog: https://security.googleblog.com/2018/01/todays-cpu-vulnerability-what-youneed.html and https://googleprojectzero.blogspot.com/2018/01/reading-privilegedmemory-with-side.html

Industry News Sources: <u>https://arstechnica.com/gadgets/2018/01/whats-behind-the-intel-design-flaw-forcing-numerous-patches/</u> and <u>https://www.theregister.co.uk/2018/01/02/intel\_cpu\_design\_flaw/</u>