




# CMOS COMBINATIONAL LOGIC

## DELAY

- RC MODELS
- RC DELAY
- LOGICAL EFFORT TIMES

## ENERGY AREA

## RC MODELS




- $C_{sb}$  CAPACITORS DO NOT ACTUALLY SWITCH, SO IGNORE
- LUMP  $C_{dbp} + C_{dbn}$  SINCE BOTH TIED TO CONSTANT NODES
- LUMP  $C_{gsp} + C_{gsn}$  SINCE BOTH TIED TO CONSTANT NODES
- ASSUME PMOS MOBILITY  $2x$  WORM THAN NMOS MOBILITY




DEFINE  $C$  = GATE CAPACITANCE OF MINIMUM SIZED NMOS

DEFINE  $R$  = EFFECTIVE RESISTANCE OF MINIMUM SIZED NMOS

DEFINE  $k$  = HOW MUCH WIDER A TRANSISTOR IS COMPARED TO MIN NMOS






2 INPUT NAND GATE



IF WE SHARE CONTACT DIFF THE MIS HAS PARASITIC CAP  $n \cdot C$  NOT  $2C$ !  $3C$  ASSUMES NO DIFF SHARING!

SHARES DIFFUSION CAP

RC DELAY: INVERTER



$$V_{OUT}(t) = V_{DD} e^{-t/RC_1}$$

let  $\tau = RC_1$

$$= \frac{V}{I} \cdot \frac{Q}{V} = \frac{Q}{I}$$

$$= \frac{Q}{Q/s} = \text{seconds}$$

$t_{pd}$  = PROPAGATION DELAY, TIME UNTIL  $V_{OUT} = V_{DD}/2$

$$= \ln(2) \cdot R \cdot C_1 \quad \text{let } R' = \ln(2) \cdot R$$

$$= R' C_1 = 2R' C$$

we usually just assume effective resistance is scaled by  $\ln(2)$

$$| t_{pd} = 2RC |$$

$$V_{OUT} = \frac{V_{DD}}{2} = V_{DD} e^{-t/\tau}$$


$$\frac{1}{2} \frac{V_{DD}}{V_{DD}} = e^{-t/\tau}$$

$$\ln\left(\frac{1}{2}\right) = -\frac{t}{\tau}$$



$$t = -\tau \ln\left(\frac{1}{2}\right) = \tau \ln(2)$$

OHM'S LAW  $V = IR$   
DEF OF C IS  $Q/V$

RC DELAY: 2 INPUT NAND



> since  $A=1$ , internal CAP is also charged UP TO  $V_{DD}$ !



$C_1 = C$

$C_2 = 3C$

COMPLICATES 2ND ORDER MODEL

APPROXIMATION

$\tau = \tau_1 + \tau_2 = RC_1 + (R+R)C_2$

$= RC + (2R)(3C)$


$= RC + 6RC = 7RC$  (3.5x slower than inverter)

BEST WHEN ONE  $\tau$  MUCH LARGER THAN OTHER  $\tau$   
EVEN IF  $\tau_1 = \tau_2$ , error < 15%


GENERALIZE TO ELMORE DELAY

All nodes  
 $t_{PD} = \sum_i R_{ij} C_i$

CAPACITANCE AT NODE  $i$   
EFFECTIVE RESISTANCE OF SHARED PATH FROM INPUT TO NODE  $i$  AND NODE  $j$ , WHERE  $j$  IS OUTPUT




$t_{PD} = RC + 2RC + 3RC$   
 $= 6RC$



National Brand  
42-361 50 SHEETS EYE-EASE® - 5 SQ. IN. x 3 1/2  
42-382 100 SHEETS EYE-EASE® - 5 SQUARES  
42-389 200 SHEETS EYE-EASE® - 5 SQUARES

## ELMORE DELAY OF TREES



ASSUME ALL RESISTANCES  
ARE  $R$  AND ALL  
CAPACITANCES ARE  $C$

DELAY OF PATH FROM  $X$  TO  $Y$  IS IMPACTED BY BRANCH TO  $Z$   
DELAY OF PATH FROM  $X$  TO  $Z$  IS IMPACTED BY BRANCH TO  $Y$

FOR PATH  $X$  TO  $Y$  WE ALSO LUMP  $C_2 + C_3$  AND USE SQUARE  
RESISTANCE,  $R_0 + R_1$

SIMILARLY FOR PATH  $X$  TO  $Z$  WE LUMP  $C_1$  AND USE SQUARE  
RESISTANCE,  $R_0 + R_1$

THIS EXTRA TERM FACTORS IN DELAY OF "BRANCH"

$$\begin{aligned} t_{PD,XY} &= R_0 C_0 + (R_0 + R_1 + R_2) C_1 + \frac{(R_0 + R_1)(C_2 + C_3)}{1} \\ &= RC + 3RC + 4RC \\ &= 8RC \end{aligned}$$

↪ DELAY DUE TO  
EXTRA BRANCH

$$\begin{aligned} t_{PD,XZ} &= R_0 C_0 + (R_0 + R_1 + R_3) C_2 + (R_0 + R_1 + R_3 + R_4) C_3 + \frac{(R_0 + R_1) C_1}{1} \\ &= RC + 3RC + 4RC + 2RC \\ &= 10RC \end{aligned}$$


↪ DELAY DUE TO  
EXTRA BRANCH

RISE/FALL TIMES: INVERTER

FROM EARLIER  $t_{PD,1 \rightarrow 0} = 2RC$


$t_{PD,0 \rightarrow 1} = 4RC$

unequal  
rise/fall times



FOR EQUAL RISE/FALL TIMES, THE EFFECTIVE RESISTANCE OF PULLUP MUST EQUAL EFFECTIVE RESISTANCE OF PULLDOWN

IF WE ASSUME PMOS MOBILITY 2X WORSE THAN NMOS, THEN PMOS MUST BE 2X SIZE OF NMOS IN AN INVERTER FOR EQUAL RISE/FALL




$t_{PD,1 \rightarrow 0} = 3RC$


$t_{PD,0 \rightarrow 1} = 3RC$

RISE/FALL TIMES: 2 INPUT NAND

SIZE TRANSISTORS SO (WORST CASE EFFECTIVE RESISTANCE EQUAL IN BOTH PULL UP AND PULL DOWN NETWORKS)




→ ASSUMES WORST CASE WHERE ONLY A SINGLE PMOS IS PULLING UP OUTPUT NODE



WORST CASE EFFECTIVE RESISTANCE = 2R

WORST CASE EFFECTIVE RESISTANCE = 2R

$t_{PD, 1 \rightarrow 0}$   
 $A = 1$   
 $B = 0 \rightarrow 1$




$$t_{PD} = RC + (R+R)3C$$

$$= RC + 6RC$$

$$= 7RC$$


$t_{PD, 1 \rightarrow 0}$   
 $A = 0 \rightarrow 1$   
 $B = 1$



$$t_{PD} = (R+R)3C$$

$$= 6RC$$


$t_{PD, 0 \rightarrow 1}$   
 $A = 1 \rightarrow 0$   
 $B = 1 \rightarrow 0$



$$t_{PD} = (2R)3C$$

$$= 3RC$$

$t_{PD, 0 \rightarrow 1}$   
 $A = 1$   
 $B = 1 \rightarrow 0$




$$t_{PD} = 2R \cdot 3C + 2RC$$

$$= 6RC + 2RC$$

$$= 8RC$$

$t_{PD, 0 \rightarrow 1}$   
 $A = 1 \rightarrow 0$   
 $B = 1$





$$t_{PD} = 6RC$$


	1 → 0		0 → 1	
	Worst	Best	Worst	Best
NO INTERNAL CAP	6RC	7RC	6RC	3RC
w/ INTERNAL CAP	6RC	7RC	6RC	3RC

SO DELAY DEPENDS ON INTERNAL CAPACITANCE AND THE ORDER IN WHICH INPUTS ARRIVE ON WHICH INPUTS CHANGE

RISE / FALL TIMES : Z INPUT NOR




$t_{PD, 1 \rightarrow 0}$   
 $A = 0 \rightarrow 1$   
 $B = 0 \rightarrow 1$



$$t_{PD} = \frac{R}{2} 6C = 3RC$$


mis is output node!

$t_{PD, 1 \rightarrow 0}$   
 $A = 0$   
 $B = 0 \rightarrow 1$




$$t_{PD} = 6RC + (R/2) 4C = 6RC + 4RC = 10RC$$

$t_{PD, 1 \rightarrow 0}$   
 $A = 0 \rightarrow 1$   
 $B = 0$




$$t_{PD} = 6RC$$

$t_{PD, 0 \rightarrow 1}$   
 $A = 0$   
 $B = 1 \rightarrow 0$



$$t_{PD} = \frac{R}{2} 4C + \left(\frac{R}{2} + \frac{R}{2}\right) 6C = 2RC + 6RC = 8RC$$

$t_{PD, 0 \rightarrow 1}$   
 $A = 1 \rightarrow 0$   
 $B = 0$



$$t_{PD} = 6RC$$

internal cap. already charges up!



		$t_{PD, 1 \rightarrow 0}$		$t_{PD, 0 \rightarrow 1}$	
		Worst	Best	Worst	Best
Inverter		3RC		3RC	
NAND	no internal cap	6RC		3RC	
	w/ internal cap	7RC	6RC	8RC	3RC
NOR	no internal cap	3RC		6RC	
	w/ internal cap	10RC	3RC	8RC	6RC


IS THIS A FAIR COMPARISON? NO, WE ARE NOT NORMALIZING ANYTHING ACROSS THESE GATES. NEED TO EITHER NORMALIZE

- 1) INPUT GATE CAP (ie. LOAD ON PREVIOUS GATE)
- 2) DRIVE STRENGTH (ie. EFFECTIVE RESISTANCE)

EFFECTIVE RESISTANCE OF ALL 3 GATES



INV  $R$   
 NAND  $2R$  ← TWICE THE EFFECTIVE RESISTANCE  
 NOR  $R$  SO HALF THE DRIVE CURRENT

HERE ARE ALL THREE GATES SIZED TO HAVE EQUAL RISE AND FALL TIMES AND THE SAME DRIVE STRENGTH



$R_{EFF} = R$	$R$	$R$	) ignore int cap worst case
$C_{in} = 3C$	$4C$	$5C$	
$C_{out} = 3C$	$6C$	$6C$	
$t_{PD, 1 \rightarrow 0} = 3RC$	$6RC$	$6RC$	
$t_{PD, 0 \rightarrow 1} = 3RC$	$6RC$	$6RC$	

LARGER GATES



Worst case



$$t_{PD, 1 \rightarrow 0} = \frac{R}{k} kC + \left( \frac{R}{k} + \frac{R}{k} \right) 3kC = 7RC$$

$$t_{PD, 0 \rightarrow 1} = \frac{2R}{k} \cdot 3kC + \left( \frac{2R}{k} \right) kC = 9RC$$

SAME AS BEFORE!

THIS IS THE PARASITIC DELAY, IT IS INDEPENDENT OF SIZE

LARGER LOADS



$t_{PD, 1 \rightarrow 0}$ 

$$\frac{R}{k} \cdot kC + \left( \frac{R}{k} + \frac{R}{k} \right) (3k + \beta) C$$

$$RC + 2 \frac{R}{k} (3k + \beta) C$$

$$RC + 6RC + 2 \frac{R}{k} \beta C$$

$$\frac{7RC}{\quad} + \frac{\beta}{k} 2RC$$

EFFORT DELAY: DEPENDS ON COMPLEXITY OF GATE, SIZE OF GATE, AND WHAT IT IS DRIVING

PARASITIC DELAY: INHERENT DELAY WHEN NO LOAD IS ATTACHED, INDEPENDENT OF SIZING


NOTE: INCREASING  $\beta$ , INCREASES EFFORT DELAY

INCREASING  $k$ , DECREASES EFFORT DELAY


BUT WILL INCREASE  $\beta$  OF PREVIOUS GATE!

# Deriving Linear Delay Model (logical effort)

- Abstract all CMOS logic gates as



Scale version  
of Template  
 $C_{in}$



$$C_{in} = \alpha C_t$$

$$R_i = R_{ui} = R_{di} = R_t / \alpha$$

$$C_{pi} = \alpha C_{pt}$$

$\alpha$  is subtly different from  $k$   
 $\alpha$  is how much larger gate  
 is compared to the template,  
 where the template is defined  
 to have EQ rise/fall + same  
 drive strength as min inverter

$$t_{pd} = d_{AB5} = R_i (C_{out} + C_{pi})$$

$$= \frac{R_t}{\alpha} C_{in} \left( \frac{C_{out}}{C_{in}} \right) + \frac{R_t}{\alpha} (\alpha C_{pt})$$

$$= \frac{R_t}{\alpha} \alpha C_t \left( \frac{C_{out}}{C_{in}} \right) + \frac{R_t}{\alpha} (\alpha C_{pt})$$

$$= R_t C_t \left( \frac{C_{out}}{C_{in}} \right) + R_t C_{pt}$$

$$d_{\text{ASS}} = \underbrace{R_t C_t \left( \frac{C_{\text{out}}}{C_{\text{in}}} \right)}_{\text{ASS effort delay}} + \underbrace{R_t C_{p,t}}_{\text{ASS PARASITIC DELAY}}$$

ASS PARASITIC DELAY  
INDEPENDENT OF  $d$  AND  $C_{\text{out}}$ !

ASS effort delay

$d$  is "hidden" in just  $C_{\text{in}}$

let  $\tau = R_{\text{inv}} C_{\text{inv}}$

"Delay units"

$g = R_t C_t / R_{\text{inv}} C_{\text{inv}}$

logical effort

$h = C_{\text{out}} / C_{\text{in}}$

electrical effort +

$p = R_t C_{p,t} / R_{\text{inv}} C_{\text{inv}}$

PARASITIC DELAY

$$d_{\text{ASS}} = R_{\text{inv}} C_{\text{inv}} \left( \frac{R_t C_t}{R_{\text{inv}} C_{\text{inv}}} \right) \left( \frac{C_{\text{out}}}{C_{\text{in}}} \right) + R_{\text{inv}} C_{\text{inv}} \left( \frac{R_t C_{p,t}}{R_{\text{inv}} C_{\text{inv}}} \right)$$

$$d_{\text{ASS}} = \tau (gh + p)$$

$$d_{\text{ASS}} = \tau d$$

Ratio of load to input cap.

if  $C_{\text{out}} \uparrow$  delay  $\uparrow$   
to reduce delay need to  $\uparrow C_{\text{in}}$

- Complexity of gate topology
- ratio of gate time constant to inv. time constant
- How much worse is gate at producing current compared to inv with same input cap
- How much more input cap is necessary to drive same current as min. inv. = 1 for inv!

IF we ASSUME template WAS SAME effective resistance AS minimum inverter need

$R_t = R_{\text{inv}}$

so  $g = \frac{R_t C_t}{R_{\text{inv}} C_{\text{in}}} = \frac{C_t}{C_{\text{in}}}$

$p = R_t C_{p,t} / R_{\text{inv}} C_{\text{inv}} = C_{p,t} / C_{\text{inv}}$


Ratio of diff cap / inv vs

gate cap / inv

crudely assume 1 for inv


National Brand

TEMPLATES



$R_{EFF}$	$R$	$R$	$R$
$C_{IN}$	$3C$	$4C$	$5C$
$\frac{R+C+}{R_{IN} C_{IN}}$	$\frac{R3C}{R3C}$	$\frac{R4C}{R3C}$	$\frac{R5C}{R3C}$
$g$	$1$	$4/3$	$5/3$
$\frac{R+C+}{R_{IN} C_{IN}}$	$1$	$\frac{6}{3} = 2$	$\frac{6}{3} = 2$

RECALL  $d = gh + p$  (LINEAR DELAY MODEL)  
 PLOT  $d$  AS A FUNCTION OF  $h$




MANY, MANY APPROXIMATIONS

- ELMORE DELAY
- $p=1$  for INV (ie.  $1\mu\text{m}$  diff cap  $\approx$   $1\mu\text{m}$  gate cap)
- ignore internal parasitic cap
- equal rise and fall time
- $M_p = \frac{1}{2}M_n$
- ignore actual rise/fall times
- ignore input arrival time
- ignore velocity saturation

Still reasonably good results when using logical effort for sizing even in modern technologies  
helps designers build the right intuition

## MULTISTAGE LOGIC NETWORKS



PATH DELAY IS THE SUM OF THE DELAYS OF EACH STAGE

$$D = \sum d_i = \sum g_i h_i + \sum p_i$$

KEY QUESTIONS:

- HOW SHOULD WE SIZE GATES TO MINIMIZE TOTAL DELAY?
- HOW SHOULD WE CHANGE THE TOPOLOGY TO MINIMIZE DELAY?

LET'S DEVELOP SOME METRICS THAT ARE INDEPENDENT OF SIZING

PATH LOGICAL EFFORT

PATH ELECTRICAL EFFORT

$$G = \prod g_i$$

$$H = \frac{C_{out}}{C_{in}}$$

SO FOR ABOVE EXAMPLE:

$$G = 1 \cdot \frac{5}{3} \cdot \frac{4}{3} \cdot 1 = 20/9 = 2.22$$

$$H = 20C/10C = 2$$


PATH EFFORT IS THE PRODUCT OF STAGE EFFORTS

$$F = \prod f_i = \prod g_i h_i$$



So since stage effort  $f = gh$ , does PAM effort  $F = GH$ ?

Consider simple example:



$$G = 1 \cdot 1 = 1$$

$$H = 90C / 15C = 18$$

$$F = \Pi gh_i = 1 \times 6 \times 1 \times 6 = 36$$

6 not 3 because  $C_{out}$  for first inv is 30C!

But  $GH = 18 \neq 36$

So in this example  $F = 2GH$

↑ we call this the "branching" effort

Key idea is some of the drive current is directed off the PAM we are analyzing! Recall epsilon delay for trees.

stage  
branch eff.  $b = \frac{C_{outPAM} + C_{offPAM}}{C_{inPAM}}$

PAM  
branch eff.  $B = \Pi b_i$

for above example  $b = \frac{15+15}{15} = 2$

So PAM EFFORT

$$F = \Pi f_i = \Pi g_i h_i = GBH$$

NOTE THAT PAM EFFORT DEPENDS ON CIRCUIT TOPOLOGY AND LOADING OF ENTIRE PAM BUT NOT SIZE OF TRANSISTORS IN NETWORK

ALSO NOTE THAT PAM EFFORT DOES NOT CHANGE IF ADD OR REMOVE INVERTERS!

With these metrics we can now answer the two earlier questions.

Q1: How should we size gates to minimize total delay?

START WITH PATH DELAY EQUATION:

$$D = \sum d_i = \sum g_i h_i + \sum p_i$$

INDEPENDENT VARIABLES ARE  $h_i$ 'S (I.E. INTERNAL GATE SIZINGS). WE WANT TO CHOOSE  $h_i$ 'S TO MINIMIZE  $D$ . SO WE CAN TAKE THE PARTIAL DERIVATIVE OF  $D$  WITH RESPECT TO  $h_i$ 'S, SET TO ZERO, AND SOLVE FOR OPTIMUM  $h_i$ 'S.

CONSIDER TWO STAGE PATH



ASSUME  $C_1$  AND  $C_3$   
ARE GIVEN

INPUT CAP	$C_1$	$C_2$
LOGICAL EFF	$g_1$	$g_2$
PARASITIC DELAY	$p_1$	$p_2$

$$D = (g_1 h_1 + p_1) + (g_2 h_2 + p_2)$$

NOTE THAT  $h_1$  AND  $h_2$  ARE CONSTRAINED SINCE  $C_1$  AND  $C_3$  ARE GIVEN AND INPUT CAP OF GATE 2 IS OUTPUT CAP FOR GATE 1

$$h_1 = C_2 / C_1 \quad h_2 = C_3 / C_2$$

$$H = h_1 h_2 = \frac{C_3}{C_1} \quad H \text{ IS A CONSTANT SINCE } C_1 \text{ AND } C_3 \text{ GIVEN}$$

SUBSTITUTE  $h_2 = H / h_1$  INTO DELAY EQUATION

$$D = (g_1 h_1 + p_1) + \left( \frac{g_2 H}{h_1} + p_2 \right)$$

TAKE PARTIAL DERIVATIVE WITH RESPECT TO ONLY VARIABLE  $h_1$ ,

$$\frac{\partial D}{\partial h_1} = g_1 - \frac{g_2 H}{h_1^2} = 0$$

$$g_1 h_1^2 = g_2 H$$

$$g_1 h_1^2 = g_2 h_1 h_2$$

$$g_1 h_1 = g_2 h_2$$

$$f_1 = f_2$$

→ DELAY IS MINIMIZED WHEN  
STAGE EFFORT IS  
SAME IN BOTH STAGES!

This generalizes to PAMS with any number of stages and PAMS with branching effort.

FASTEST DESIGN ALWAYS EQUALIZES EFFORT IN EACH STAGE.

FOR A GENERAL PAM, OPTIMAL DELAY IS:

$$\hat{f} = F^{1/N}$$

TAKE TOTAL PAM EFFORT AND DIVIDE EVENLY  
ACROSS  $N$  STAGES

$$\hat{D} = N F^{1/N} + P$$


MIN PAM DELAY w/ OPTIMAL SIZING

### MEMOD FOR OPTIMAL SIZING

1. CALCULATE PAM EFFORT  $F = GBH$
2. CALCULATE EFFORT FOR EACH STAGE  $\hat{f} = F^{1/N}$
3. ESTIMATE MIN DELAY w/ OPT SIZING  $\hat{D} = N \hat{f} + P$
4. STARTING WITH LAST STAGE, WORK BACKWARDS SIZING EACH GATE

$$\hat{f} = gh = g \frac{C_{out}}{C_{in}} \quad C_{in} = \frac{g}{\hat{f}} C_{out}$$

### EXAMPLE OF OPTIMAL SIZING



g	1	5/3	4/3	1	
b	1	1	2	1	$N=4$
p	1	2	2	1	

STEP 1)  $F = G \cdot D \cdot H = \left(1 \cdot \frac{5}{3} \cdot \frac{4}{3} \cdot 1\right) (1 \cdot 1 \cdot 2 \cdot 1) \left(\frac{20C}{10C}\right)$   
 $= 2.22 \times 2 \times 2 = 8.89$

STEP 2)  $\hat{f} = F^{1/N} = 1.73$

STEP 3)  $\hat{D} = 4 \cdot (1.73) + (1 + 2 + 2 + 1)$   
 $= 6.92 + 6 = 12.92$   
 $\hat{D}_{\text{opt}} = 12.92 \tau$

STEP 4)  $C_{in} = \frac{1}{1.73} 20C = 11.56 = 11.56C$

$C_{in} = \frac{4/3}{1.73} 11.56C \times 2 = 17.81C$

$C_{in} = \frac{5/3}{1.73} 17.81C = 17.16C$

$C_{in} = \frac{1}{1.73} 17.16C = 9.92C$

Due to branching!


Close to given input cap of 10C

THIS ASSUMES WE CAN SIZE GATE ARBITRARILY. IN A FULL CUSTOM DESIGN. WHAT IF USING STANDARD CELL LIB?

ASSUME STANDARD CELL LIB WITH FOLLOWING GATES

INVX1, INVX2, INVX3, INVX4, INVX5, INVX6  
 NANDX1, NANDX2, NANDX4  
 NORX1, NORX2, NORX4

WHAT DOES X1, X2, X4 MEAN? X2 MEANS TWICE THE DRIVE STRENGTH OF AN X1 INVERTER. SO NANDX2 MEANS  $d=2$



ASSUME WE WOULD DETERMINE OPTIMAL SIZING IS  $C_{in}$ , HOW DO WE FIGURE OUT WHICH CELL TO USE?

remember  $g = \frac{R_t C_t}{R_{in} C_{in}}$  if we assume  $R_t = R_{in}$

$$g = C_t / C_{in} \rightarrow C_t = g C_{in}$$

AND  $C_{in} = d C_t$

SO  $C_{in} = d g C_{in}$

$$d = C_{in} / g C_{in} \quad \text{since } C_{in} = 3C$$

$$d = \frac{C_{in}}{g 3C}$$

Given optimum  $C_{in}$  from Before, what is  $\alpha$ ?

$C_{in}$	$g$	$\alpha$	gate?
11.56 C	1	$11.56 / (1 \cdot 3) = 3.85$	INV x 4
17.81 C	4/3	$17.81 / (\frac{4}{3} \cdot 3) = 4.45$	NAND x 4
17.16 C	5/3	$17.16 / (\frac{5}{3} \cdot 3) = 3.55$	NOR x 4
9.92 C	1	$9.92 / (1 \cdot 3) = 3.3$	INV x 3

MUST be  $< 10C$  for input constraint

Recalculate actual delay given these gates

First calculate actual  $C_{in}$  for each STD cell gate

$$\text{INV x 4} \quad C_{in} = \alpha g 3C = 4 \cdot 1 \cdot 3C = 12C$$

$$\text{NOR x 4} \quad C_{in} = \alpha g 3C = 4 \cdot \frac{4}{3} \cdot 3C = 16C$$

$$\text{NAND x 4} \quad C_{in} = \alpha g 3C = 4 \cdot \frac{5}{3} \cdot 3C = 20C$$

$$\text{INV x 3} \quad C_{in} = \alpha g 3C = 3 \cdot 1 \cdot 3C = 9C$$


Now use PAM Delay Equation

$$\begin{aligned}
 D &= \sum g h + \sum p \\
 &= \left(1 \cdot \frac{20}{12}\right) + \left(\frac{4}{3} \cdot \frac{12 \times 2}{16}\right) + \left(\frac{5}{3} \cdot \frac{16}{20}\right) + \left(1 \cdot \frac{20}{9}\right) + (1 + 2 + 2 + 1) \\
 &= 1.67 + 2 + 1.33 + 2.22 + 6 \\
 &= 7.22 + 6 \\
 &= 13.22
 \end{aligned}$$


Compare with optimal which is 12.92 off by 2.3%

Q2: How should we change topology to minimize delay?

Assume we want to implement an eight input AND gate. Calculate minimum delay assuming optimal sizing for following three topologies assuming  $H=1$  and  $H=12$




g	10/3	1	g	2	5/3
P	8	1	P	4	2



g	4/3	5/3	4/3	1
P	2	2	2	1

Topology	H=1			H=12		
	NF <sup>1/2</sup>	P	$\hat{D}$	NF <sup>1/2</sup>	P	$\hat{D}$
8-NAND	3.65	9	12.65	12.64	9	21.64
2x 4-NAND	3.65	6	9.65	12.64	6	18.64
4x 2-NAND	5.25	7	12.25	9.77	7	16.77

Optimal number of stages using inverters?



$$\hat{D} = N F^{\frac{1}{N}} + N P_{inv}$$

$$\frac{\partial \hat{D}}{\partial N} = F^{\frac{1}{N}} - F^{\frac{1}{N}} \ln(F^{\frac{1}{N}}) + P_{inv} = 0$$

if  $P_{inv} = 0$

$$F^{\frac{1}{N}} - F^{\frac{1}{N}} \ln(F^{\frac{1}{N}}) = 0$$

$$\ln(F^{\frac{1}{N}}) = 1$$

$$F^{\frac{1}{N}} = e \quad \text{or in other words, } f = e$$

So if we assume  $P_{inv} = 0$ , optimal number of stages results in a stage effort of  $e$  for every stage. Since  $g = 1$  for an inverter this means  $h = 2.718$  for every stage.

if  $P_{inv} = 1$  then we need to solve following nonlinear eq:

$$F^{\frac{1}{N}} - F^{\frac{1}{N}} \ln(F^{\frac{1}{N}}) + 1 = 0$$

let  $\rho = F^{\frac{1}{N}}$  where  $\hat{N}$  is optimal

$$1 + \rho(1 - \ln \rho) = 0$$

we can find numerically that  $\rho \approx 3.59$

So optimal number of stages results in stage effort of 3.59 when we take into account parasitics. we can roughly approximate 3.59 to be 4



$$F^{\frac{1}{\hat{n}}} = F^{\frac{1}{\hat{n}}} \approx 4$$

$$\log(F^{\frac{1}{\hat{n}}}) = \log(4)$$

$$\frac{1}{\hat{n}} \log(F) = \log(4)$$

$$\hat{n} = \frac{\log(F)}{\log(4)} = \log_4(F)$$

So optimal number of stages for inverter chain is  
Roughly:

$$\hat{n} = \log_4(F)$$

Since  $G=1$  and  $B=1$  for inverter chain


$$\hat{n} = \log_4(H)$$

NOT TOO BAD of an  
estimate even for  
realistic paras on gates  
that are NOT inverters

Logical effort can help give us intuition on how to size gates + choose a topology to minimize delay BUT IT HAS MANY LIMITATIONS.

TO DEAL WITH MORE COMPLICATED SCENARIOS WE CAN ALSO WRITE THE DELAY EQUATIONS FOR EACH GATE IN SYSTEM AND MINIMIZE THE LATEST ARRIVAL TIME.

EXAMPLE



Let's write our linear delay equations as a function of  $\alpha$

$$d = gh + p$$

$$g = \frac{R_T C_T}{R_{out} C_{in}}$$

$$C_W = \alpha C_+ \quad C_+ = \frac{C_{in}}{\alpha}$$

$$d = \frac{R_W}{\alpha C_{in}} \cdot \frac{C_{out}}{C_{in}} + p$$


$$g = \frac{C_{in}}{\alpha C_{in}}$$

$$d = \frac{C_{out}}{3\alpha} + p$$

Delay as function of  $\alpha$  (STO cell drive)

recall  $C_W = 3g\alpha$

Now write delay equations for each stage



	$d_0$	$d_1$	$d_2$	$d_3$
$\alpha$	1	$\alpha_1$	$\alpha_2$	$\alpha_3$
$g$	1	$4/3$	$7/3$	1
$C_w = 3gd$	3	$4d_1$	$7d_2$	$3d_3$
$\rho$	1	2	3	1

$$d_0 = \frac{(4d_1 + 7d_2)}{3 \cdot 1} + 1 = \frac{4}{3}d_1 + \frac{7}{3}d_2 + 1$$

$$d_1 = \frac{(7d_2)}{3 \cdot d_1} + 2 = \frac{7d_2}{3d_1} + 2$$

$$d_2 = \frac{(30 + 3d_3)}{3d_2} + 3 = \frac{10}{d_2} + \frac{d_3}{d_2} + 3$$

$$d_3 = \frac{(36)}{3d_3} + 1 = \frac{12}{d_3} + 1$$

### Arrival TIMES

$$t_0 = d_0$$

$$t_1 = \max(t_0, d_{1w}) + d_1$$

$$t_2 = \max(t_0, t_1) + d_2$$

$$t_3 = t_2 + d_3$$

$$t_3 = \max(t_0, t_1) + d_2 + d_3$$

$$= \max(d_0, \max(d_0, d_{1w}) + d_1) + d_2 + d_3$$

$$t_3 = \max(d_0, \max(d_0, d_{in}) + d_1) + d_2 + d_3$$

MINIMIZE  $t_3$  SUBJECT TO ABOVE CONSTRAINTS WITH  $d_1, d_2, d_3$  AS THE INDEPENDENT VARIABLES

ACTUALLY IN SYNTHESIS WE REALLY WANT TO MINIMIZE AREA (OR ENERGY) SUBJECT TO CONSTRAINT ON  $t_3$ .

SO WE COULD CRAFT OPTIMIZATION PROBLEM TO BE MINIMIZE SUM OF  $d_1, d_2, d_3$  (PROX FOR AREA) SUBJECT TO CONSTRAINT:


$$t_{\text{clk period}} > \max(d_0, \max(d_0, d_{in}) + d_{in}) + d_2 + d_3$$

↳ CLOCK PERIOD CONSTRAINT

# Energy

Energy is a measure of work

Power is the rate at which work is DONE



Electrical POT energy

CAPACITY for doing work which arises from position of charge in E field (Joules)

ELECTRIC POTENTIAL

Electric POT Energy of a position per unit charge

(VOLTS,  $1V = 1J/C$ ,  $\Delta V = \Delta E/Q$ )

Current

RATE at which charge flows past position


(AMPS,  $1A = 1C/s$ ,  $I = Q/\Delta t$ )

Power

RATE at which electric energy is supplied or consumed

(WATTS,  $1W = 1J/s$ ,  $P = \Delta E/\Delta t$ )

$$= \frac{\Delta V \cdot Q}{Q/\Delta t} = VI$$



$$E = \int_0^T P(t) dt$$

P


ENERGY STORED on CAP



Energy on capacitor

$$E_{C0} = \int_0^{\infty} P(t) dt = \int_0^{\infty} V(t) I(t) dt$$

$$= \int_0^{\infty} V(t) \frac{dQ}{dt} dt = \int_0^{\infty} V(t) C \frac{dv}{dt} dt$$




$$C = \frac{dQ}{dv}$$

$$= C \int_0^{V_{dd}} V(t) dv = \frac{1}{2} C V_{dd}^2$$

$$\int_0^z x dv = \frac{1}{2} z^2$$

So on  $t \rightarrow 0$  input transition  $\frac{1}{2} C V_{dd}^2$  stored on capacitor + this energy is released on  $0 \rightarrow 1$  transition

ENERGY DELIVERED from power supply



$$E_{supply} = \int_0^{\infty} P(t) dt = \int_0^{\infty} V_{dd} I(t) dt \quad \text{constant}$$

$$= V_{dd} \int_0^{\infty} \frac{dQ}{dt} dt = V_{dd} \int_0^{\infty} C \frac{dv}{dt} dt$$

$$= C V_{dd} \int_0^{V_{dd}} dv = C V_{dd}^2 \quad \int_0^z dv = z$$

half energy dissipated as heat in PMOS

other half dissipated as heat in NMOS

On Avg each bit transition requires  $\frac{1}{2} C V_{dd}^2$

- $1 \rightarrow 0$  uses  $C V_{dd}^2$
- $0 \rightarrow 1$  uses  $\phi$

$$E_{node} = \alpha \frac{1}{2} C V_{dd}^2$$

probability of bit toggle


Power

$$P_{TOT} = P_{SWITCHING} + P_{STATIC}$$

$$= \alpha f \frac{1}{2} C V_{DD}^2 + V_{DD} I_{OFF}$$

↳ # transitions, sometimes just # 1→0 transitions  
but may not be factor of  $\frac{1}{2}$



Activity Factor - Data Coring



CMOS circuit with data coring  
low activity factor at output

COMPARE ENERGY

NEED TO FIND TOTAL SWITCHES CAP IN WORST CASE



g	10/3	1	2	5/3
P	8	1	4	2
G	10/3		10/3	
H	1		1	
B	1		1	
F	10/3		10/3	
$\frac{1}{f}$	1.8		1.8	

$$C_{inv,g} = \frac{1}{1.8} 10 = 5.6$$

$$C_{nor,g} = \frac{5/3}{1.8} 10 = 9.3$$

$$C_{nand,g} = \frac{10/3}{1.8} 5.6 = 10.4$$

$$C_{nand,g} = \frac{2}{1.8} 9.3 = 10.3$$

$$C_{tot,g} = C_{inv,g} + 8 \cdot C_{nand,g}$$

$$= 88.8 C$$


$$C_{tot,g} = 2 C_{nor,g} + 8 C_{nand,g}$$

$$= 101 C$$


TO DETERMINE PARASITIC CAP NEED TO UNDERSTAND HOW GATE CAP IS DISTRIBUTED ACROSS TRANSISTORS.




INVERTER




3 INPUT NAND GATE



2 INPUT NOR GATE



4 INPUT NAND GATE



$E = \alpha \frac{1}{2} C V_{dd}^2$ , ASSUME  $d = 0.1$  AND  $V_{dd} = 1V$  for both, so only  
 DIFFERENCE IS AMOUNT OF SWITCHED  
 CAPACITANCE

FOR B-INPUT NAND TOPOLOGY

$$C_{tot} = C_{tot,g} + C_{tot,p} = 88.8 + (5.6 + 24.96) = 119.36 C$$

FOR 4-INPUT NAND TOPOLOGY

$$C_{tot} = C_{tot,g} + C_{tot,p} = 101 + (11.16 + 20.58) = 132.74 C$$

SO SECOND TOPOLOGY REQUIRES N/10% MORE ENERGY IN THE WORST  
 CASE WHEN ALL CAPACITANCE IS SWITCHES. THIS IGNORES THE  
 ENERGY REQUIRES FOR SWITCHING THE OUTPUT LOAD.


THESE ENERGY ESTIMATES ARE IN UNITS OF "C" (IE, THE GATE  
 CAP FOR A MAXIMUM NMOS TRANSISTOR). WHAT IF WE WANT  
 TO ESTIMATE THE ABSOLUTE ENERGY IN JOULES?

PAGE 312, TABLE B.5 IN WESSE & HARRIS

$C_g$  IN IBM 90nm  $\approx 1-2 fF/\mu m$   $V_{dd} = 1V$

ASSUME  $W_{min} \approx 9\lambda$

$W = 4\lambda$  TOO SMALL NOWADAYS SO  
 LET'S ASSUME  $9\lambda$



$$\lambda = 45 \text{ nm}$$

$$W_{min} = 9 \cdot 45 = 405 \text{ nm} = 0.4 \mu m$$

SINCE  $C_g \approx 1-2 fF/\mu m$  AND  $W_{min} \approx 0.4 \mu m$  EST  $C = 0.5 fF$   
 FOR FIRST TOPOLOGY (ASSUME  $d = 0.1$ )


$$E = \alpha \frac{1}{2} C V_{dd}^2 = \frac{1}{2} (120 C) \frac{0.5 fF}{C} (1V)^2 = 3 fJ$$

$$P = \alpha f \frac{1}{2} C V_{dd}^2 = (0.5 \times 10^9) (30 \times 10^{-15}) = 15 \mu W$$

↑  
500 MHz

ACTIVITY FACTORS

- Previous example just uses fixed  $\alpha = 0.1$  for all nodes.
- More accurate to track activity factors thru topology



- Assume inputs have completely random data

	P
0 → 0	0.25
0 → 1	0.25
1 → 0	0.25
1 → 1	0.25

$P_i$  = Prob node is one

$\bar{P}_i = 1 - P_i$  = Prob node is zero

$\alpha = P_{i-1} \bar{P}_i + \bar{P}_{i-1} P_i$  ← *node i-1*

$\alpha$  = bit transition  
 $\alpha'$  = node 0 → 1  
 (NOT INPUT!)

for uncorrelated DATA

$\alpha = P_i \bar{P}_i + \bar{P}_i P_i = 0.5$

$\alpha' = \bar{P}_i P_i = 0.25 \quad \alpha' = \frac{1}{2} \alpha$

$\alpha \cdot \frac{1}{2} C v_{dd}^2$   
 $\alpha' \cdot C v_{dd}^2$

NAND 2  $\alpha'_{out} = \bar{P}_{out} P_{out} = (P_A P_B)(1 - P_A P_B)$

NAND 8  $\alpha'_{out} = (P^8)(1 - P^8) = (0.0039)(0.996) \approx 0.0039$

Assume  $P_A = P_B = \dots = P$

NAND 2

$$\alpha_{out}' = \overline{P_{out}} \cdot P_{out} = (P_A P_B) (1 - P_A P_B) =$$

↑ probability output is zero  
 ↓ probability output is one

OUTPUT OF NAND 2 IS ZERO IF BOTH INPUTS ARE ONE  
 OTHERWISE OUTPUT OF NAND 2 IS ONE

→ ASSUME INPUTS ARE RANDOM DATA

$$P_A = 0.5 \quad P_B = 0.5$$

$$\begin{aligned} \alpha_{out}' &= (P_A P_B) (1 - P_A P_B) = (0.5 \times 0.5) (1 - 0.5 \times 0.5) \\ &= (0.25) (1 - 0.25) = 0.25 \times 0.75 = 0.6 \end{aligned}$$

NAND 8

$$\alpha_{out}' = \overline{P_{in}} P_{out} = (P_{in}^8) (1 - P_{in}^8)$$

OUTPUT IS ONLY ZERO IF ALL 8 INPUTS ARE ONE  
 OTHERWISE OUTPUT OF NAND 8 IS ONE

$$\begin{aligned} \alpha_{out}' &= (P_{in}^8) (1 - P_{in}^8) = (0.5^8) (1 - 0.5^8) \\ &= (0.0039) (0.996) = 0.0039 \end{aligned}$$

ece5745-buf-resizing-insertion.txt


During lecture today, I mentioned that adding inverters can sometimes reduce the path delay. This might seem counter intuitive based on what you learned in ECE 2300. In ECE 2300, gates had a constant delay. So every inverter might always have a delay of 1 tau, and every NAND2 gate might always have a delay of 2 tau. In fact, we used a similar simplification when estimating the critical path in ECE 4750. If we assume a constant delay model, then adding a pair of inverters would indeed always slow down the path delay. Adding a pair of inverters would simply increase the total propagation delay.

Based on what we have learned in ECE 5745 so far, it should be clear that the constant delay model is a significant oversimplification. The delay of a gate depends on many things including its size, the load capacitance at the output, when inputs arrive, the rise/fall time of the inputs, layout details, etc. Our RC modeling and method of logical effort use a linear delay model which is a little more reasonable than a constant delay model (but of course is still a significant simplification!). So the delay of a gate is:

$$d = gh + p$$

The logical effort (g) and the parasitic delay (p) depend only on the template, while the electrical effort (h) depends on both the size of the gate (Cin) and the load capacitance at the output (Cout).

Let's look in more detail at the example we were discussing in lecture to demonstrate how adding inverters can sometimes reduce the path delay. Assume after synthesis we have the following two-gate path:



So we have a X1 two-input NAND gate (NAND2X1) and a X4 inverter driving a load of 1000C. The synthesis tool optimized the design assuming the inverter was driving a modest load, but after place-and-route, it turned out that the inverter has to drive a cross-chip global wire and thus a very large fixed capacitance.

What is the delay of this two-gate path?

$$\begin{aligned}
 D &= ( g_0 \cdot h_0 + g_1 \cdot h_1 ) + ( p_0 + p_1 ) \\
 &= ( 4/3 * 12/4 + 1 * 1000/12 ) + ( 2 + 1 ) \\
 &= ( 4 + 83.3 ) + 3 \\
 &= 90.3 \text{ tau}
 \end{aligned}$$

Recall that the minimum delay will occur when the stage effort is equal across all stages. Notice that the stage effort of the two stages is not even close to being equal which suggests this sizing is suboptimal.

The place-and-route tool can potentially reduce the path delay using "buffer resizing". So let's assume the tool wants to increase the size of the inverter. Let's use logical effort to figure out the optimal sizing.

$$\begin{aligned}
 F &= GH = 4/3 * 1000/4 * 1 = 333 \\
 f' &= F^{(1/N)} = (333)^{(1/2)} = 18.25 \\
 D' &= N \cdot F^{(1/N)} + P = 2 \cdot 18.25 + ( 2 + 1 ) = 39.5 \text{ tau}
 \end{aligned}$$





## ece5745-freepdk45nm-process.txt

It is useful in our pen-and-paper analysis to have a good estimate for some of the technology parameters in our target process. For example, when estimating the power and energy of a circuit, we need to know the supply voltage and gate capacitance (since all of our switched capacitance estimates will be in units of C). West & Harris provides a methodology for using SPICE simulations to estimate various technology parameters. We can also look in the .lib file for our 45nm standard cell library, since this file was itself generated from many SPICE simulations.

The following snippet shows the entry in the .lib file for our canonical inverter (INV\_X1). We can see that the nominal supply voltages is 1.1V and that the total input gate capacitance for this inverter is estimated to be 1.7fF.

```
library (NangateOpenCellLibrary) {
  ...

  /* Units Attributes */
  time_unit          : "1ns";
  leakage_power_unit : "1nW";
  voltage_unit       : "1V";
  current_unit       : "1mA";
  pulling_resistance_unit : "1kohm";
  capacitive_load_unit   (1,ff);

  /* Op Conditions */
  nom_process          : 1.00;
  nom_temperature      : 25.00;
  nom_voltage          : 1.10;

  /******
  Module      : INV_X1
  Cell Descr  : Combinational cell (INV_X1) with drive strength X1
  *****/

  cell (INV_X1) {
    drive_strength      : 1;
    area                : 0.532000;

    ...
    pin (A) {
      direction          : input;
      related_power_pin  : "VDD";
      related_ground_pin : "VSS";
      capacitance        : 1.700230;
      fall_capacitance   : 1.549360;
      rise_capacitance   : 1.700230;
    }
  }
  ...
}
```

However, we need an estimate for C which is the gate cap for the NMOS in this canonical inverter. We can figure out C if we take a closer look at the layout and SPICE deck for this inverter. The following page shows the layout for an INV\_X1, INV\_X2, and INV\_X4 gate along with the corresponding SPICE deck for an INV\_X1 and INV\_X2 gate.

Notice how the layout uses multiple parallel "fingers" to implement a single larger "logical" transistor. So an X2 gate has two fingers and an X4 has four fingers. The SPICE deck has the exact length and width of each transistors (we could also just measure the layout). Notice that both transistors have a width of 50nm even though this is a 45nm process! It is not unusual for standard-cell libraries to use slightly longer than




### **ece5745-freepdk45nm-process.txt**

minimum transistors, since this geometry offers a nice compromise between performance and power consumption. The PMOS width is 630nm and the NMOS width is 415nm. Notice that the PMOS is definitely not twice the width of the NMOS (it is only  $630/415 = 1.5x$ ). This is probably because the mobility of an NMOS transistor is not exactly 2x the mobility of a PMOS transistor, and also because the standard-cell library is choosing to offer slightly unequal rise/fall times to offer reduced energy and area. Also notice that the NMOS in this inverter is  $415/45$  is about 9x the technology node size. This is ratio is a very reasonable size.


With this information we can now estimate C. We know the total gate cap for an INV\_X1 gate is 1.7fF, and we know the ratio of how much of that gate cap comes from the NMOS is  $415/(415+630) = 0.4$ . So C is  $0.4 * 1.7fF = 0.68fF$ . To make our analysis simpler we will just roughly estimate the supply voltage as 1V and C as 0.5fF.

INV\_X1




```
.SUBCKT INV_X1 A ZN VDD VSS
*.PININFO A:I ZN:O VDD:P VSS:G
*.EQN ZN=!A
M_i_0 ZN A VSS VSS NMOS_VTL W=0.415U L=0.050U
M_i_1 ZN A VDD VDD PMOS_VTL W=0.630U L=0.050U
.ENDS
```

INV\_X2



```
.SUBCKT INV_X2 A ZN VDD VSS
*.PININFO A:I ZN:O VDD:P VSS:G
*.EQN ZN=!A
M_i_0_0_x2_0 ZN A VSS VSS NMOS_VTL W=0.415U L=0.050U
M_i_0_0_x2_1 VSS A ZN VSS NMOS_VTL W=0.415U L=0.050U
M_i_1_0_x2_0 ZN A VDD VDD PMOS_VTL W=0.630U L=0.050U
M_i_1_0_x2_1 VDD A ZN VDD PMOS_VTL W=0.630U L=0.050U
.ENDS
```

INV\_X4



```
.SUBCKT INV_X2 A ZN VDD VSS
*.PININFO A:I ZN:O VDD:P VSS:G
*.EQN ZN=!A
M_i_0_0_x2_0 ZN A VSS VSS NMOS_VTL W=0.415U L=0.050U
M_i_0_0_x2_1 VSS A ZN VSS NMOS_VTL W=0.415U L=0.050U
M_i_1_0_x2_0 ZN A VDD VDD PMOS_VTL W=0.630U L=0.050U
M_i_1_0_x2_1 VDD A ZN VDD PMOS_VTL W=0.630U L=0.050U
.ENDS
```