

CMOS SEQUENTIAL STATE

DELAY


- SETUP
- PROPAGATION
- HOLD

ENERGY

- DATA vs. CLOCK
- CLOCK GATING

AREA \rightarrow TOTAL GATE CAP

BASIC TRANSMISSION GATE MASTER/SLAVE FLIP FLOP




WE WANT TO CHARACTERIZE THE SETUP TIME, CLOCK-TO-Q PROPAGATION DELAY AND THE HOLD TIME

LOGICAL EFFORT WILL NOT DIRECTLY BE OF MUCH USE SINCE THE TRANSMISSION GATES COUPLE THE DELAY OF VARIOUS GATES TOGETHER

SO WE WILL USE ELMORE DELAY, BUT FIRST WE NEED AN RC MODEL OF A TRANSMISSION GATE



NOTE THE CONSERVATIVE USE OF EXTRA INVERTERS AT THE INPUT AND OUTPUT. THIS IS COMMON IN STANDARD CELLS TO HELP IMPROVE THE CELL'S "ELECTRICAL MODULARITY"

RC MODEL FOR TRANSMISSION GATE




ASSUME SIZE OF NMOS AND PMOS ARE THE SAME MINIMUM WIDTH

ASSUME A TRANSDON DRIVING A WEAK VALUE (IE PMOS PASSING ZERO, NMOS PASSING ONE) HAVE 2x WORSE EFFECTIVE RESISTANCE



$$R_{\text{EFF}} = \frac{R_1 R_2}{R_1 + R_2}$$


$$= \frac{4R^2}{5R} = \frac{4}{5}R$$



$$R_{\text{EFF}} = \frac{R_1 R_2}{R_1 + R_2}$$

$$= \frac{4R^2}{4R} = R$$

NOTE THAT INPUT NODE HAS PARASITIC CAP OF 2C AND OUTPUT NODE ALSO HAS PARASITIC CAP OF 2C



ROUGHLY ASSUME EFFECTIVE RESISTANCE IS R INDEPENDENT OF WHICH VALUE WE ARE PASSING


NOW THAT WE HAVE AN RC MODEL FOR A TRANSMISSION GATE WE CAN GO BACK AND CREATE RC MODELS FOR THE SETUP TIME, CLOCK-TO-Q PROPAGATION DELAY, AND HOLD TIME.

SETUP TIME


THE SETUP TIME IS THE LATEST THE INPUT CAN CHANGE WHILE STILL ALLOWING US TO CAPTURE THE VALUE.

TO CALCULATE SETUP TIME WE ASK OURSELVES, "HOW FAR DOES THE INPUT SIGNAL NEED TO PROPAGATE SO THAT WE CAN RELIABLY "FLIP" THE MASTER LATCH BEFORE THE CLOCK EDGE.

IF WE LOOK AT OUR SCHEMATIC WE CAN CONSERVATIVELY SAY THE INPUT SIGNAL MUST GO THROUGH GATES A, B, C, AND D TO REALLY FLIP THE CROSSCOUPLED INVERTERS.




ASSUME INPUT IS ONE, AND SIMPLIFY



SETUP TIME IS $32RC / 3RC = 9.7 \tau$

Clock-to-Q propagation Delay

After the rising clock edge, GATE B AND I OPEN AND GATE F AND F CLOSE. THE PROPAGATION DELAY IS FROM GATE C THROUGH GATES F, G, AND J



Technically we don't need to include this cap since it was already discharged during the setup time

Clock to Q Propagation Delay is

$$2R \cdot 7C + 9RC + 3RC = 26RC / 3RC = 8.67$$


HOLD TIME

HOLD TIME IS HOW LONG WE NEED TO KEEP THE INPUT STABLE AFTER THE SAMPLING EDGE (e.g. rising clock edge in this case) IN ORDER TO PREVENT CORRUPTING THE STATE

IF WE ASSUME ϕ AND $\bar{\phi}$ CHANGE INSTANTANEOUSLY ON THE RISING CLOCK EDGE THEN WE ACTUALLY HAVE A NEGATIVE HOLD TIME. IF THE INPUT CHANGES RIGHT AFTER THE EDGE THEN BY THE TIME IT GETS TO THE FIRST TRANSMISSION GATE (GATE B) THAT GATE IS ALREADY OPEN AND THE INPUT SIGNAL CANNOT CORRUPT THE STATE.

IN FACT, THE INPUT CAN CHANGE A LITTLE BEFORE THE EDGE SINCE IT TAKES SOME TIME TO PROPAGATE THROUGH THE FIRST INVERTER.

More specifically, the DELAY through the first inverter is just



$$SRC = \frac{SRC}{3RC} = 1.67 \tau$$


Of course we get the SAME answer using logical effort

$$d = gh + p = (1) \left(\frac{2C}{3C} \right) + 1 = 1.67 \tau$$

So the hold time if we assume ϕ and $\bar{\phi}$ change INSTANTLY on the rising clock edge is -1.67τ

INTERNAL CLOCK DELAY

WHAT IF WE ASSUME there is SOME DELAY BETWEEN the CLOCK INPUT PIN of our cell AND the actual ϕ AND $\bar{\phi}$ SIGNALS?




This kind of intra-cell clock buffering is NOT UNUSUAL in STANDARD cells.

How does this impact the setup time, propagation delay, AND hold time? Remember that all three of these metrics are defined with respect to the CLK pin of the cell NOT the local ϕ AND $\bar{\phi}$ signals

First we need to calculate the delay through the local clock tree AND then we can factor this into the setup time, propagation delay, AND hold time

Φ AND $\bar{\Phi}$ EACH DRIVE ONE MINIMUM SIZED TRANSISTOR IN FOUR TRANSMISSION GATES, SO THE LOAD FOR EACH ONE IS $4C$



WE CAN CONSERVATIVELY FOCUS ON JUST THE PATH TO Φ SINCE IT WILL BE LONGER THAN THE PATH TO $\bar{\Phi}$ AND DOMINATE WHEN THE TRANSMISSION GATES OPEN OR CLOSE

$$\begin{aligned}
 d &= g_0 h_0 + p_0 + g_1 h_1 + p_1 \\
 &= (1) \left(\frac{7C}{3C} \right) + 1 + (1) \left(\frac{4C}{3C} \right) + 1 \\
 &= \frac{7}{3} + 1 + \frac{4}{3} + 1 \\
 &= \frac{17}{3} = 5.6 \tau
 \end{aligned}$$

NOTICE WE SIMPLY INCORPORATE THE EXTRA FIXED CAP IN THE ELECTRICAL EFFORT. WE ARE NOT OPTIMIZING SIZING JUST CALCULATING DELAY

THIS EXTRA DELAY REDUCES THE SETUP TIME, INCREASES THE PROPAGATED DELAY, AND INCREASES THE HOLD TIME


Setup time $9.7 - 5.6 = 4.1 \tau$

CLK-to-Q delay $8.6 + 5.6 = 14.2 \tau$


Hold time $-1.7 + 5.6 = 3.9 \tau$ NOW WE HAVE A POSITIVE HOLD TIME

ESSENTIALLY WHAT WE HAVE DONE IS SHIFT THE SAMPLING WINDOW

IDEAL LOCAL CLK TREE




DELAYED LOCAL CLK TREE



ENERGY

We will look at the energy due to toggling the DATA lines vs the energy due to toggling the clock lines

FIRST LET'S LABEL ALL OF THE GATE AND PARASITIC CAPS



We are interested in the worst case avg energy per write/read access so we can estimate this by simply calculating the maximum switched capacitance while assuming every node toggles

$$\text{DATA SWITCHED CAP} = 6 \times 6 + 4 \times 4 = 52C$$

$$\text{CLOCK SWITCHED CAP} = 2 \times 6 + 4 \times 2 = 20C$$

Remember that for 90nm, $C \approx 0.5 \text{ fF}$, so energy can be estimated as follows

$$E_{\text{DATA TRANSITION}} = \frac{1}{2} C V_{DD}^2 = \frac{1}{2} (52C) \frac{0.5 \text{ fF}}{C} (1V)^2 = 13 \text{ fJ}$$

$$E_{\text{CLOCK TRANSITION}} = \frac{1}{2} C V_{DD}^2 = \frac{1}{2} (20C) \frac{0.5 \text{ fF}}{C} (1V)^2 = 5 \text{ fJ}$$

Which consumes more total energy? total power?

DEPENDS ON ACTIVITY FACTOR AND CLOCK FREQUENCY

LET'S ASSUME A CLOCK RATE OF 500 MHz (NOT UNREASONABLE FOR 90 nm ASIC PROCESSOR) AND AN ACTIVITY FACTOR OF 0.1 FOR DATA AND 2 FOR CLOCK

NOTE THAT THE ACTIVITY FACTOR FOR THE CLOCK IS > 1 BECAUSE IT TOGGLES TWICE PER CYCLE!

$$E_{\text{DATA}} = \alpha \frac{1}{2} C V_{\text{dd}}^2 = (0.1) \frac{1}{2} (520) \frac{0.5 \text{ fF}}{C} (1V)^2 = 1.3 \text{ fJ}$$


$$P_{\text{DATA}} = \alpha f \frac{1}{2} C V_{\text{dd}}^2 = (0.1)(0.5 \times 10^9) \frac{1}{2} (520) \frac{0.5 \text{ fF}}{C} (1V)^2 = 0.65 \mu\text{W}$$

$$E_{\text{CLOCK}} = \alpha \frac{1}{2} C V_{\text{dd}}^2 = (2) \frac{1}{2} (200) \frac{0.5 \text{ fF}}{C} (1V)^2 = 10 \text{ fJ}$$

$$P_{\text{CLOCK}} = \alpha f \frac{1}{2} C V_{\text{dd}}^2 = (2)(0.5 \times 10^9) \frac{1}{2} (200) \frac{0.5 \text{ fF}}{C} (1V)^2 = 5 \mu\text{W}$$

ONCE WE FACTOR IN ACTIVITY FACTOR AND CLOCK FREQUENCY, CLOCK ENERGY/POWER IS SIGNIFICANTLY HIGHER THAN DATA ENERGY

LET'S ESTIMATE THE TOTAL DATA/CLOCK ENERGY FOR A SIMPLE PROCESSOR. HOW MANY FLIPFLOPS IN THE DATAPATH?



ROUGHLY 10 PIPELINE REGISTERS, BUT LET'S ROUND UP TO 16 TO ACCOUNT FOR OTHER STATE IN THE CONTROL UNIT, MEMORY INTERFACE, EXCEPTED PC, ETC. EACH REGISTER IS 32bits SO WE MIGHT ESTIMATE A TOTAL OF AROUND

$$16 \times 32 = 512 \text{ bits}$$

NOTE THAT THIS IGNORES THE REGISTERFILE WHICH IS DEFINITELY NOT NEGLIGIBLE

WITH 512 BITS THE TOTAL DATA/CLOCK ENERGY/POWER IS


$$E_{DATA, TOT} = 512 \cdot 1.3 fJ = 666 fJ$$

$$P_{DATA, TOT} = 512 \cdot 0.65 \mu W = 333 \mu W$$

$$E_{CLOCK, TOT} = 512 \cdot 10 fJ = 5.1 pJ$$

$$P_{CLOCK, TOT} = 512 \cdot 5 \mu W = 2.6 \mu W$$


This ignores the clock tree. LET'S TRY AND ESTIMATE THE POWER CONSUMED IN THE CLOCK TREE



EACH ONE BIT FLIP-FLOP ADDS 3C LOAD TO LAST LEVEL IN THE CLOCK TREE, FOR A TOTAL CLOCK LOAD OF $3 \times 32 = 96C$

HOW SHOULD WE SIZE THE BUFFERS IN THE CLOCK TREE TO REDUCE DELAY? NOTE THAT SKEW IS MUCH MORE IMPORTANT THAN ABSOLUTE DELAY BUT WE STILL NEED A RELATIVELY FAST TREE TO AVOID VERY BAD SLEW RATES.

we can use logical effort to size the block tree



$$F = GBM = 1(4 \times 4) 96/10 = 153.6 \quad \log_4 F = 3.6$$

$$\hat{f} = \sqrt[3]{F} = 5.4$$

$$\hat{D} = 3(5.4) + 3 = 19.2 \gamma$$

so optimal number of stages for worst case with path effort ~ 154 is 3-4 stages looks like our 3 stage clock tree is in the right ballpark


$$C_{in} = \left(\frac{g_i}{f}\right) C_{out}$$

$$C_{w,l2} = \frac{1}{5.4} 96C = 17.8C$$

$$C_{w,l1} = \frac{1}{5.4} 17.8C \times 4 = 13.2C$$

$$C_{w,l0} = \frac{1}{5.4} 13.2C \times 4 = 9.8C$$

let's round to nearest even multiple of minimum inverter



TOTAL SWITCHED CAP?

$$C_{sw,l2} = 18C \times 2 \times 16 = 576C$$

$$C_{sw,l1} = 12C \times 2 \times 4 = 96C$$


$$C_{sw,l0} = 9C \times 2 \times 1 = 18C$$

THIS FACTOR OF TWO IS BECAUSE WHEN WE CALCULATE TOTAL SWITCHED CAPACITANCE WE CARE ABOUT THE GATE CAP AND THE PARASITIC CAP.

TOTAL C_{sw} FOR 3 STAGE TREE IS 690C

$$P_{clk, tree} = \alpha f \frac{1}{2} C V_{DD}^2 = 2(0.5 \times 10^9) \frac{1}{2} 690C \left(\frac{0.54f}{C}\right) (1V)^2 = 173 \mu W$$

WHAT ABOUT A four-level clock tree?



$$F = GTM = 1 (4 \times 4) 96/10 = 153.6$$

$$\hat{f} = \sqrt[4]{F} = 3.52$$

$$\hat{D} = 4 (3.52) + 4 = \underline{18.17} \quad \text{compared to } 19.2 \text{ with only 3 levels}$$

So our four-level clock tree is ~5% faster but at what cost?

$$C_{w, L3} = (1/3.52) 96C = 27.3C \quad 27C$$

$$C_{w, L2} = (1/3.52) 27.3C \times 4 = 31C \quad 30C$$

$$C_{w, L1} = (1/3.52) 31C \times 4 = 35C \quad 36C$$

$$C_{w, L0} = (1/3.52) 35C = 9.94C \quad 9C$$

round to nearest
even multiple of
minimum sized
inverter

TOTAL SWITCHING CAP?

$$C_{sw, L3} = 27C \times 2 \times 16 = 864C$$

$$C_{sw, L2} = 30C \times 2 \times 4 = 240C$$

$$C_{sw, L1} = 36C \times 2 \times 1 = 72C$$

$$C_{sw, L0} = 9C \times 2 \times 1 = 18C$$

TOTAL C_{sw} for 4 stage tree is 1194C

So 4 stage tree is 5% faster but ~1.7x more energy/power/area
let's stick with the three stage!

So in summary

$$P_{DATA} = 333 \mu W$$


$$P_{clock} = 2.6 \mu W$$

$$P_{clock, tree} = 173 \mu W$$


$$P_{TOT} = 3.1 \mu W$$

So almost 84% of total dynamic power is spent in the local "WTA-cell" clock logic!

CAN CLOCK GATING HELP?




Why do we need the latch? AVOID glitching on enable signal from propagating to local clock



The fact that local clock is complement of global clock is NOT A problem with our TRANSMISSION GATE FLIPFLOPS.

clock gating reduces activity on L2 of clock tree AND local intra-cell clocking logic but also adds extra switches cap when register is enabled.

Let's estimate extra switches cap due to gating cell on clock path when register is enabled continuously



What about when disabled? Assume enable signal is continuously set to zero. It is still 24C, but of course the local clock does not toggle.

The local clock is 576C for final inverter in clock tree plus an additional $512 \times 20C = 10,240C$ for all of the local intra-cell clock logic.

	DATA	intra cell clock	L0, L1 clk tree	L2 clk tree	gating logic	TOTAL
no clk gating	333 μ W	26 mW	28.5 μ W	144 μ W	N/A	3.1 mW
w/ clk gating + enables	333 μ W	2.6 mW	28.5 μ W	144 μ W	96 μ W	3.2 mW
w/ clk gating + disables	333 μ W	0 mW	28.5 μ W	0 μ W	96 μ W	458 μ W

So in the worst case where we add clock gating but we never actually gate any registers, we add a power overhead of $\sim 3\%$

In the best case where every register is gated we reduce the total power for the pipeline registers by 85%