Cornell University
School of Electrical and Computer Engineering
ECE 2300 / ENGRD 2300
Digital Logic and Computer Organization
Fall 2024
Prof. Christopher Batten
Tue/Thu @ 11:40–12:55pm • 155 Olin Hall
home | syllabus | staff | schedule | handouts | readings | resources
Schedule Links
- Weekly schedule (times for lecture, labs, office hours, discussion sections)
- TA staffing schedule
- Semester schedule in calendar format
Semester Schedule in List Format
| Tue | Aug 27 | Lecture | Course Overview |
| Thu | Aug 29 | Lecture | Topic 1: Digital Circuits |
| Fri | Aug 30 | Section | Linux Development Environment |
| Tue | Sep 3 | Lecture | Topic 2: Combinational Logic Gates |
| Thu | Sep 5 | Lecture | — Topic 2: Continued |
| Fri | Sep 6 | Section | Verilog Combinational Gate-Level Design |
| Tue | Sep 10 | Lecture | Topic 3: Boolean Equations |
| Thu | Sep 12 | Lecture | — Topic 3: Continued |
| Thu | Sep 12 | Due | Lab 1 (Part A) |
| Fri | Sep 13 | Section | Verilog Testing |
| Tue | Sep 17 | Lecture | Topic 4: Combinational Building Blocks |
| Thu | Sep 19 | Lecture | — Topic 4: Continued |
| Thu | Sep 19 | Due | Lab 1 (Part B & D) |
| Fri | Sep 20 | Section | Lab 2 Head Start |
| Tue | Sep 24 | Lecture | Topic 5: Number Systems |
| Thu | Sep 26 | Lecture | Topic 6: Sequential Logic Gates |
| Thu | Sep 26 | Due | Lab 2 (Part A |
| Fri | Sep 27 | Section | Verilog Combinational RTL Design |
| Tue | Oct 1 | Lecture | — Topic 6: Continued |
| Thu | Oct 3 | Lecture | Topic 7: Finite-State Machines |
| Thu | Oct 3 | Due | Lab 2 (Part B) |
| Due | Lab 2 (Part D) (due three days after lab session) | ||
| Fri | Oct 4 | Section | Lab 3 Head Start |
| Tue | Oct 8 | Lecture | — Topic 7: Continued |
| Tue | Oct 8 | Exam | Prelim #1 @ 7:30–9:00pm in 101 & 219 Phillips Hall |
| Thu | Oct 10 | Lecture | — Topic 7: Continued |
| Fri | Oct 11 | No Section | |
| Tue | Oct 15 | Fall Break – No Lecture | |
| Thu | Oct 17 | Lecture | Topic 8: Sequential Building Blocks |
| Thu | Oct 17 | Due | Lab 3 (Part A) |
| Fri | Oct 18 | Section | Verilog Memory Arrays |
| Tue | Oct 22 | Lecture | — Topic 8: Continued |
| Thu | Oct 24 | Lecture | Topic 9: Instruction Set Architecture |
| Thu | Oct 24 | Due | Lab 3 (Part B) |
| Fri | Oct 25 | No Section | |
| Tue | Oct 29 | Lecture | Topic 10: Single-Cycle Processor |
| Thu | Oct 31 | Lecture | — Topic 10: Continued |
| Due | Lab 3 (Part D) (due three days after lab session) | ||
| Fri | Nov 1 | Section | Reviewing Prelim 1 |
| Tue | Nov 5 | Lecture | Topic 11: Multi-Cycle Processor |
| Tue | Nov 5 | Exam | Prelim #2 @ 7:30–9:00pm in 155 Olin Hall |
| Thu | Nov 7 | Lecture | — Topic 11: Continued |
| Thu | Nov 7 | Due | Lab 4 (Part A) |
| Fri | Nov 8 | No Section | |
| Tue | Nov 12 | Lecture | Topic 12: Pipelined Processor |
| Thu | Nov 14 | Lecture | — Topic 12: Continued |
| Thu | Nov 14 | Due | Lab 4 (Part B) |
| Fri | Nov 15 | Section | TBD |
| Tue | Nov 19 | Lecture | — Topic 12: Continued |
| Thu | Nov 21 | Lecture | Topic 13: Caches |
| Fri | Nov 22 | Section | Reviewing Prelim 2 |
| Mon | Nov 25 | Due | Lab 4 (Part C) |
| Tue | Nov 26 | Lecture | — Topic 13: Continued |
| Thu | Nov 28 | Thanksgiving Break – No Lecture | |
| Fri | Nov 29 | Thanksgiving Break – No Section | |
| Tue | Dec 3 | Lecture | — Topic 13: Continued |
| Thu | Dec 5 | Lecture | — Topic 13: Continued |
| Due | Lab 4 (Part F) (due three days after lab session) | ||
| Fri | Dec 6 | Section | Problem-Based Learning |
| Thu | Dec 19 | Exam | Final @ 9:00–12:00pm (location 155 Olin Hall) |